

## **KEY PRODUCT FEATURES**

- Frequency range: 127 ~1020MHz
- Modem: OOK, (G)FSK and (G)MSK
- Data rate: 0.5 ~ 300 kbps
- Sensitivity:
  - 433.92 MHz
    - -111 dBm 50 kbps, FRF = 433.92 MHz

-121 dBm 2.0 kbps, FRF =

- Voltage range: 1.8 ~3.6 V
- Transmit current: 23 mA @ 13 dBm, 433.92 MHz, FSK 72 mA @ 20 dBm, 433.92 MHz, FSK,
- Rx current:
   8.5 mA @ 433.92 MHz, FSK (High power mode)
   7.2 mA @ 433.92 MHz, FSK (Low power mode)
- Super Low Power receive mode
- Sleep current: 300 nA, Duty Cycle = OFF
  - 800 nA, Duty Cycle = ON
- Receiver Features:
  - Fast and stable automatic frequency control (AFC)
  - 3 types of clock data recovery system (CDR)
  - Fast and accurate signal detection (PJD)
- 4-wire SPI interface
- Direct and packet mode supported
- Configurable packet handler and 64-Byte FIFO.
- NRZ, Manchester codec, Whitening codec, Forward Error Correction (FEC)

## **GENERAL DESCRIPTION**

HC222 is an ultra-low power, high performance, OOK (G) FSK RF transceiver suitable for a variety of 140 to 1020 MHz wireless applications. It is part of the NextGenRF<sup>TM</sup> RF product line. The product line contains the complete transmitters, receivers and transceivers.The high integration of HC222 simplifies the peripheral materials required in the system design. Up to +20 dBmTx Power and -121 dBm sensitivity optimize the performance of the application. It supports a variety of packet formats and codec methodsto meet the needs of various different applications.In addition,



HC222 supports64-byte also Tx/Rx FIFO. GPIO and interrupt configuration, Duty-Cycle operation mode, channel sensing, high-precision RSSI, low-voltage detection, power-on reset, low frequency clock output, manual fast frequency hopping, squelch and etc. The features make the application design more flexible and differentiated. HC222 operates from 1.8 V to 3.6 V. Only 8.5 mA current is consumed when the sensitivity is -121 dBm, SuperLow Power mode can further reduce the chip power consumption. Only 23mA Txcurrent is consumed when the output power is 13dBm.

## **APPLICATIONS**

- Automatic meter reading
- Home security and building automation
- ISM band data communication
- Industrial monitoring and control
- Remote control and security system
- Remote key entry
- Wireless sensor node
- Tag reader



Page

## DATASHEET

## **Table of Contents**

1 Electrical Characteristics	
1.1 Recommended OperationCondition	
1.2 Absolute Maximum Rating	4
1.3 Power Consumption	
1.4 Receiver	6
1.5 Transmitter	
1.6 SettleTime	
1.7 Frequency Synthesizer	
1.8 Crystal Oscillator	9
1.9 Low Frequency Oscillator	9
1.10 Low BatteryDetection	10
1.11 Digital Interface	
1.12 Figures of Critical Parameters	
1.12.1 Rx Current VS. Supply Voltage	
1.12.2 Rx Current VS. Voltage Temperature	
1.12.3 Sensitivity VS. Voltage	
1.12.4 Sensitivity VS. Temperature	
1.12.5 Tx Power VS. Supply Voltage	
2 Pin Descriptions	
3 Application Circuit	
4 Function Descriptions	
4.1 Transmitter	
4.2 Receiver	
4.2 Auxiliary Blocks	
4.3.1 Power-On Reset (POR)	
4.3.1 Fowei-Oli Reset (FOR)	
4.3.3 Sleep Timer	
4.3.4 Low Battery Detection	
4.3.5 Received Signal Strength Indicator(RSSI)	
4.3.6 Phase Jump Detector (PJD)	
4.3.7 Automatic Frequency Control (AFC)	
4.3.8 Clock Data Recovery (CDR)	
4.3.9 Fast Frequency Hopping	
5 Chip Operation	
5.1 SPI Interface	
5.2 FIFO	
5.2.1 FIFO Read Operation	
5.2.2 FIFO Associated Interrupt	
5.3 Operation State, Timing and Power Consumption	
5.3.1 Startup Timing	25
5.3.2 OperationState	
5.4 GPIO and Interrupt	28
6 Packet Handler	31
6.1 Direct Mode	31
6.2 Packet Mode	32
7 Low Power Operation	34
7.1 Duty CycleOperation Mode	34
7.2 Supper Low Power (SLP) Receive Mode	
7.3 Receiver "Power VS Performance" Configuration	
8 User Register	
9 Module Package Outline Drawing	
10 Recommended PCB Land Pattern	
11 Tray packaging	
12 Ordering Information:	
13 Module Revisions:	
14 Contact us:	



## Rev1.0

## **Index of Figures**

Figure 2 Temperature(°C)	11
Figure 1 Supply Voltage(V)	11
Figure 3 Temperature(°C)	12
Figure 4 Supply Voltage(V)	12
Figure 5 Temperature(°C)	13
Figure 6 Supply Voltage(V)	
Figure 7 Supply Voltage(V)	14
Figure 8 HC222 pin arrangements	15
Figure 9 Functional Block Diagram	17
Figure 10 Sudden Decrease of VDD lead to Generation of POR	
Figure 11 Slow Decrease of VDD lead to Generation of POR	
Figure 12 RSSI detection and comparison circuit	20
Figure 13 Received signal jump diagram	21
Figure 14 SPI read register timing	
Figure 15 SPI write register timing	23
Figure 16 SPI read FIFO timing	
Figure 17 SPI write FIFO timing	
Figure 18 HC222RX FIFO interrupt timing diagram	
Figure 19 HC222 TX FIFO interrupt timing diagram	
Figure 20 Power on sequence	
Figure 21 State Switch Diagram	
Figure 22 HC222 INT1 interrupt mapping diagram	
Figure 23 Direct mode data path	
Figure 24 Packet mode data path	32
Figure 25 Variable lengthpacket (Length in front of Node ID)	
Figure 26 Variable length packet (Length behind Node ID)	
Figure 27 Fixed length packet	33
Figure 28 Basic low-power receiver scheme	
Figure 29 Package Outline Drawing	39

## **Index of Tables**

Table 1. Recommended operation condition   4
Table 2. Absolute Maximum Ratings       4         Table 3. Power consumption specification       5         Table 4. Receiver specification       6
Table 3. Power consumption specification
Table 4. Receiver specification
Table 5. Transmitter specifications
Table 6. SettleTime
Table 7. Frequency Synthesizer Specifications
Table 8. Crystal Oscillator Specifications
Table 9. Low Frequency Oscillator Specifications    9
Table 10. Low Battery detection specifications
Table 11. Digital interface specifications
Table 12. HC222 pin descriptions
Table 13. BOM of Typical Application   16
Table 14. HC222 state and module open table
Table 15. HC222 GPIO
Table 16. HC222 interrupt mapping table    29
Table 17. Low-power receiver mode
Table 18. Low-power receiver mode
Table 19. HC222 Register Table
Table 20. Description of Register Banks       37         Table 21 Revision History       40
Table 21 Revision History    40

Page 3

## DATASHEET

**HC222** 

Page

Page



HC22

## **1 Electrical Characteristics**

 $V_{DD}$ = 3.3 V,  $T_{OP}$ = 25 °C,  $F_{RF}$  = 433.92 MHz, the sensitivity is measured by receiving a PN9 coded data and matching the impedance to 50 $\Omega$ under the 0.1%BER standard.Unless otherwise stated, all results are tested on theHC222-EM evaluation board.

#### **1.1 Recommended OperationCondition**

Table 1. Recommended operation condition

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power voltage	V <sub>DD</sub>		1.8		3.6	V
Operating temperature	T <sub>OP</sub>		-40		85	°C
Power voltage slope			1			mV/us

#### **1.2 Absolute Maximum Rating**

Table 2. Absolute Maximum Ratings<sup>[1]</sup>

Parameter	Symbol	Conditions	Min	Max	Unit
Supply Voltage	V <sub>DD</sub>		-0.3	3.6	V
Interface Voltage	V <sub>IN</sub>		-0.3	V <sub>DD</sub> +0.3	V
Junction Temperature	TJ		-40	125	°C
Storage Temperature	T <sub>STG</sub>		-50	150	°C
Soldering Temperature		Lasts at least 30 seconds		255	°C
ESD Rating <sup>[2]</sup>		Human Body Model (HBM)	-2	2	kV
Latch-up Current		@ 85 °C	-100	100	mA

Notes:

[1]. Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

[2].



**Caution!** ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.



DATASHEET

**HC222** 

#### **1.3 Power Consumption**

#### Table 3. Power consumption specification

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Sloopourront		Sleep mode, sleep timeris off		300		nA
Sleepcurrent	I <sub>SLEEP</sub>	Sleep mode, sleep timeris on		800		nA
Standbycurrent	I <sub>Standby</sub>	Crystal oscillatoris on		1.45		mA
		433 MHz		5.7		mA
RFScurrent	I <sub>RFS</sub>	868 MHz		5.8		mA
		915 MHz		5.8		mA
		433 MHz		5.6		mA
TFScurrent	I <sub>TFS</sub>	868 MHz		5.9		mA
		915 MHz		5.9		mA
		FSK, 433 MHz, 10 kbps,10 kHz F <sub>DEV</sub>		8.5		mA
RXcurrent(high powermode)	I <sub>Rx-HP</sub>	FSK, 868 MHz, 10 kbps, 10 kHz F <sub>DEV</sub>		8.6		mA
		FSK, 915 MHz, 10 kbps,10 kHz F <sub>DEV</sub>		8.9		mA
	I <sub>Rx-LP</sub>	FSK, 433 MHz, 10 kbps, 10 kHz F <sub>DEV</sub>		7.2		mA
RXcurrent(low power mode)		FSK, 868 MHz, 10 kbps, 10 kHz F <sub>DEV</sub>		7.3		mA
		FSK, 915 MHz, 10 kbps, 10 kHz F <sub>DEV</sub>		7.6		mA
		FSK, 433 MHz, +20 dBm (Direct Tie)		72		mA
		FSK, 433 MHz, +20 dBm (RF switch)		77		mA
		FSK, 433 MHz, +13 dBm (Direct Tie)		23		mA
		FSK, 433 MHz, +10 dBm (Direct Tie)		18		mA
		FSK, 433 MHz, -10 dBm(Direct Tie)		8		mA
		FSK, 868 MHz, +20 dBm(Direct Tie)		87		mA
		FSK, 868 MHz, +20 dBm(RF switch)		80		mA
TXcurrent	I <sub>Tx</sub>	FSK, 868 MHz, +13 dBm (Direct Tie)		27		mA
		FSK, 868 MHz, +10 dBm (Direct Tie)		19		mA
		FSK, 868 MHz, -10 dBm (Direct Tie)		8		mA
		FSK, 915 MHz, +20 dBm (Direct Tie)		70		mA
		FSK, 915 MHz, +20 dBm (RF switch)		75		mA
		FSK, 915 MHz, +13 dBm (Direct Tie)		28		mA
		FSK, 915 MHz, +10 dBm (Direct Tie)		19		mA
		FSK, 915 MHz, -10 dBm (Direct Tie)		8		mA



## DATASHEET

HC222

#### 1.4 Receiver

#### Table 4. Receiver specification

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Data rate	DR	ООК	0.5		40	kbps
Dala Tale	DK	FSK and GFSK	0.5		300	kbps
Deviation	F <sub>DEV</sub>	FSK and GFSK	2		200	kHz
		$DR = 2.0 \text{ kbps}, F_{DEV} = 10 \text{ kHz}$		-121		dBm
		$DR = 10 \text{ kbps}, F_{DEV} = 10 \text{ kHz}$		-116		dBm
		DR = 10 kbps, $F_{DEV}$ = 10 kHz (Low power setting)		-115		dBm
		$DR = 20 \text{ kbps}, F_{DEV} = 20 \text{ kHz}$		-113		dBm
Sensitivity @ 433 MHz	S <sub>433-HP</sub>	DR = 20 kbps, $F_{DEV}$ = 20 kHz (Low power setting)		-112		dBm
		$DR = 50 \text{ kbps}, F_{DEV} = 25 \text{ kHz}$		-111		dBm
		DR =100 kbps, F <sub>DEV</sub> = 50 kHz		-108		dBm
		DR =200 kbps, F <sub>DEV</sub> = 100 kHz		-105		dBm
		DR =300 kbps, F <sub>DEV</sub> = 100 kHz		103		dBm
		DR = 2.0 kbps, $F_{DEV}$ = 10 kHz		-119		dBm
		$DR = 10 \text{ kbps}, F_{DEV} = 10 \text{ kHz}$		-113		dBm
		DR = 10 kbps, $F_{DEV}$ = 10 kHz (Low power setting)		-111		dBm
		$DR = 20 \text{ kbps}, F_{DEV} = 20 \text{ kHz}$		-111		dBm
Sensitivity @ 868 MHz	S <sub>868-HP</sub>	DR = 20 kbps, $F_{DEV}$ = 20 kHz (Low power setting)		-109		dBm
		$DR = 50 \text{ kbps}, F_{DEV} = 25 \text{ kHz}$		-108		dBm
		DR =100 kbps, F <sub>DEV</sub> = 50 kHz		-105		dBm
		DR =200 kbps, F <sub>DEV</sub> = 100 kHz		-102		dBm
		DR =300 kbps, F <sub>DEV</sub> = 100 kHz		-99		dBm
		DR = 2.0 kbps, $F_{DEV}$ = 10 kHz		-117		dBm
		$DR = 10 \text{ kbps}, F_{DEV} = 10 \text{ kHz}$		-113		dBm
		$DR = 10$ kbps, $F_{DEV} = 10$ kHz (Low power mode)		-111		dBm
Sopoitivity		$DR = 20 \text{ kbps}, F_{DEV} = 20 \text{ kHz}$		-111		dBm
Sensitivity @ 915 MHz	S <sub>915-HP</sub>	$DR = 20 \text{ kbps}, F_{DEV} = 20 \text{ kHz}$ (Low power mode)		-109		dBm
		$DR = 50 \text{ kbps}, F_{DEV} = 25 \text{ kHz}$		-109		dBm
		DR =100 kbps, F <sub>DEV</sub> = 50 kHz		-105		dBm
		DR =200 kbps, F <sub>DEV</sub> = 100 kHz		-102		dBm
		DR =300 kbps, F <sub>DEV</sub> = 100 kHz		99		dBm
Saturation Input Signal Level	P <sub>LVL</sub>				20	dBm
		F <sub>RF</sub> =433 MHz		35		dBc
Image Rejection Ratio	IMR	F <sub>RF</sub> =868 MHz		33		dBc
		F <sub>RF</sub> =915 MHz		33		dBc
RX Channel Bandwidth	BW	RX channel bandwidth	50		500	kHz
Co-channel Rejection Ratio	CCR	DR = 10 kbps, $F_{DEV}$ = 10 kHz; Interference with the same modulation		-7		dBc
Adjacent Channel Rejection Ratio	ACR-I	$DR = 10 \text{ kbps}, F_{DEV} = 10 \text{ kHz}; BW=100 \text{kHz}, 200 \text{ kHzChannel spacing, interference with the same modulation}$		30		dBc



## DATASHEET

**HC222** 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
AlternateChannel Rejection Ratio	ACR-II	$DR = 10 \text{ kbps}, F_{DEV} = 10 \text{ kHz}; BW=100 \text{ kHz}, 400 \text{ kHzChannel spacing, interference with the same modulation}$		45		dBc
		$DR = 10$ kbps, $F_{DEV} = 10$ kHz; ±1 MHzDeviation, continuous wave interference		70		dBc
Blocking Rejection Ratio	BI	$DR = 10 \text{ kbps}, F_{DEV} = 10 \text{ kHz}; \pm 2 \text{ MHzDeviation}, continuous wave interference}$		72		dBc
		DR = 10 kbps, F <sub>DEV</sub> = 10 kHz; ±10 MHzDeviation, continuous wave interference		75		dBc
Input 3 <sup>rd</sup> Order Intercept Point	IIP3	DR = 10 kbps, $F_{DEV}$ = 10 kHz; 1 MHz and 2 MHz Deviation dual tone test, maximum system gain setting.		-25		dBm
RSSIRange	RSSI		-120		20	dBm
		433.92 MHz, DR = 1.2kbps, F <sub>DEV</sub> = 5 kHz		-122.9		dBm
		433.92 MHz, DR = 1.2kbps, F <sub>DEV</sub> = 10 kHz		-121.8		dBm
		433.92 MHz, DR = 1.2kbps, F <sub>DEV</sub> = 20 kHz		-119.5		dBm
		433.92 MHz, DR = 2.4kbps, F <sub>DEV</sub> = 5 kHz		-120.6		dBm
		433.92 MHz, DR = 2.4kbps, F <sub>DEV</sub> = 10 kHz		-120.3		dBm
		433.92 MHz, DR = 2.4kbps, F <sub>DEV</sub> = 20 kHz		-119.7		dBm
		433.92 MHz, DR = 9.6 kbps, F <sub>DEV</sub> = 9.6 kHz		-116.0		dBm
		433.92 MHz, DR = 9.6 kbps, FDEV = 19.2 kHz		-116.1		dBm
More Sensitivity		433.92 MHz, DR = 20 kbps, FDEV = 10 kHz		-114.2		dBm
(Typical Configuration)		433.92 MHz, DR = 20 kbps, FDEV = 20 kHz		-113.0		dBm
		433.92 MHz, DR = 50 kbps, FDEV = 25 kHz		-110.6		dBm
		433.92 MHz, DR = 50 kbps, FDEV = 50 kHz		-109.0		dBm
		433.92 MHz, DR = 100 kbps, FDEV = 50 kHz		-107.8		dBm
		433.92 MHz, DR = 200 kbps, FDEV = 50 kHz		-103.5		dBm
		433.92 MHz, DR = 200 kbps, FDEV = 100 kHz		-104.3		dBm
		433.92 MHz, DR = 300 kbps, FDEV = 50 kHz		-98.0		dBm
		433.92 MHz, DR = 300 kbps, FDEV = 150 kHz		-101.6		dBm

#### 1.5 Transmitter

Table 5. Transmitter specifications

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Output power	P <sub>OUT</sub>	Need specific peripheral materials for different frequency bands	-20		+20	dBm
Output power step	PSTEP			1		dB
GFSK Gaussian filter coefficient	вт		0.3	0.5	1.0	-
Output power variation	P <sub>OUT-TOP</sub>	Temperature from -40 to +85 °C		1		dB
Strov radiation		$P_{OUT} = +13 \text{ dBm}, 433 \text{MHz}, F_{RF} < 1 \text{ GHz}$			-42	dBm
Stray radiation		1 GHz to 12.75 GHz, with harmonic			-36	dBm
Harmonic output for	H2 <sub>433</sub>	2 <sup>nd</sup> harmonic +20 dBm P <sub>OUT</sub>		-46		dBm

# 

## Sub GHz FSK/OOK Transceiver Module

## DATASHEET

**HC222** 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
F <sub>RF</sub> = 433 MHz <sup>[1]</sup>	H3 <sub>433</sub>	3 <sup>nd</sup> harmonic +20 dBm P <sub>OUT</sub>		-50		dBm
Harmonic output for	H2 <sub>868</sub>	2 <sup>nd</sup> harmonic +20 dBm P <sub>OUT</sub>		-43		dBm
F <sub>RF</sub> = 868 MHz <sup>[1]</sup>	H3 <sub>868</sub>	3 <sup>nd</sup> harmonic +20 dBm P <sub>OUT</sub>		-52		dBm
Harmonic output for	H2 <sub>868</sub>	2 <sup>nd</sup> harmonic +20 dBm P <sub>OUT</sub>		-48		dBm
F <sub>RF</sub> = 915 MHz <sup>[1]</sup>	H3 <sub>868</sub>	3 <sup>nd</sup> harmonic +20 dBm P <sub>OUT</sub>		-53		dBm
Harmonic output for	H2 <sub>433</sub>	2 <sup>nd</sup> harmonic +13 dBm P <sub>OUT</sub>		-52		dBm
F <sub>RF</sub> = 433 MHz <sup>[1]</sup>	H3 <sub>433</sub>	3 <sup>nd</sup> harmonic +13 dBm P <sub>OUT</sub>		-52		dBm
Harmonic output for	H2 <sub>868</sub>	2 <sup>nd</sup> harmonic +13 dBm P <sub>OUT</sub>		-52		dBm
F <sub>RF</sub> = 868 MHz <sup>[1]</sup>	H3 <sub>868</sub>	3 <sup>nd</sup> harmonic +13 dBm P <sub>OUT</sub>		-52		dBm
Harmonic output for	H2 <sub>868</sub>	2 <sup>nd</sup> harmonic +13 dBm P <sub>OUT</sub>		-52		dBm
F <sub>RF</sub> = 915 MHz <sup>[1]</sup>	H3 <sub>868</sub>	3 <sup>nd</sup> harmonic +13 dBm P <sub>OUT</sub>		-52		dBm

#### 1.6 SettleTime

#### Table 6. SettleTime

Symbol	Condition	Min.	Тур.	Max.	Unit
T <sub>SLP-RX</sub>	From Sleep to RX		1000		us
T <sub>SLP-TX</sub>	From Sleep to TX		1000		us
T <sub>STB-RX</sub>	From Standby to RX		350		us
T <sub>STB-TX</sub>	From Standby to TX		350		us
T <sub>RFS-RX</sub>	From RFS to RX		20		us
T <sub>TFS-RX</sub>	From TFS to TX		20		us
T <sub>TX-RX</sub>	From TX to RX (Ramp Down time needs 2T <sub>symbol</sub> )		2T <sub>symbol</sub> +350		us
T <sub>RX-TX</sub>	From RX to TX		350		us
	T <sub>SLP-RX</sub> T <sub>SLP-TX</sub> T <sub>STB-RX</sub> T <sub>STB-RX</sub> T <sub>RFS-RX</sub> T <sub>TFS-RX</sub> T <sub>TX-RX</sub>	T <sub>SLP-RX</sub> From Sleep to RX         T <sub>SLP-TX</sub> From Sleep to TX         T <sub>STB-RX</sub> From Standby to RX         T <sub>STB-RX</sub> From Standby to TX         T <sub>STB-RX</sub> From Standby to TX         T <sub>RFS-RX</sub> From RFS to RX         T <sub>TFS-RX</sub> From TFS to TX         T <sub>TX-RX</sub> From TX to RX (Ramp Down time needs 2T <sub>symbol</sub> )	T <sub>SLP-RX</sub> From Sleep to RX         T <sub>SLP-TX</sub> From Sleep to TX         T <sub>STB-RX</sub> From Standby to RX         T <sub>STB-RX</sub> From Standby to RX         T <sub>STB-RX</sub> From Standby to TX         T <sub>STB-RX</sub> From RFS to RX         T <sub>TFS-RX</sub> From TFS to TX         T <sub>TX-RX</sub> From TX to RX (Ramp Down time needs 2T <sub>symbol</sub> )	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	T <sub>SLP-RX</sub> From Sleep to RX         1000           T <sub>SLP-TX</sub> From Sleep to TX         1000           T <sub>SLP-TX</sub> From Sleep to TX         1000           T <sub>STB-RX</sub> From Standby to RX         350           T <sub>STB-RX</sub> From Standby to TX         350           T <sub>STB-RX</sub> From Standby to TX         20           T <sub>RFS-RX</sub> From RFS to RX         20           T <sub>TFS-RX</sub> From TFS to TX         20           T <sub>TX-RX</sub> From TX to RX         21           (Ramp Down time needs 2T <sub>symbol</sub> )         +350

[1]. T<sub>SLP-RX</sub> is dominated by the crystal oscillator startup time, which depends on its own characteristics.

#### **1.7 Frequency Synthesizer**

Table 7. Frequency Synthesizer Specifications

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
			760		1020	MHz
<b>F</b>	-		380		510	MHz
Frequency range	$F_{RF}$	Need different matching networks	190		340	MHz
			127		170	MHz
Frequency resolution	F <sub>RES</sub>			25		Hz
Frequency tuning time	t <sub>TUNE</sub>			150		us
		10 kHz frequency deviation		-94		dBc/Hz
Phase noise@ 433		100 kHz frequency deviation		-99		dBc/Hz
MHz 433	PN <sub>433</sub>	500 kHz frequency deviation		-118		dBc/Hz
		1MHz frequency deviation		-127		dBc/Hz
		10 MHz frequency deviation		-134		dBc/Hz
Phase noise@ 868	PN868	10 kHz frequency deviation		-92		dBc/Hz



## DATASHEET

HC

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
MHz		100 kHz frequency deviation		95		dBc/Hz
		500 kHz frequency deviation		-114		dBc/Hz
		1MHz frequency deviation		-121		dBc/Hz
		10 MHz frequency deviation		-130		dBc/Hz
	PN <sub>915</sub>	10 kHz frequency deviation		-89		dBc/Hz
		100 kHz frequency deviation		-92		dBc/Hz
Phase noise@ 915		500 kHz frequency deviation		-111		dBc/Hz
MHz		1MHz frequency deviation		-121		dBc/Hz
		10 MHz frequency deviation		-130		dBc/Hz

#### **1.8 Crystal Oscillator**

#### Table 8. Crystal Oscillator Specifications

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Crystal frequency <sup>[1]</sup>	F <sub>XTAL</sub>			26		MHz
Frequency tolerance <sup>[2]</sup>	ppm			20		ppm
Load capacitance	C <sub>LOAD</sub>			15		pF
Equivalent resistance	Rm			60		Ω
Start-up time <sup>[3]</sup>	t <sub>XTAL</sub>			400		us

Remarks:

[1]. HC222 can use the external reference clock to drive the XIN pin through the coupling capacitor. The peak value of the external clock signal is between 0.3V and 0.7V.

[2]. The value includes (1) initial error; (2) crystal load; (3) aging; and (4) change with temperature. The acceptable crystal frequency tolerance is limited by the receiver bandwidth and the RF frequency offset between the transmitter and the receiver.

[3]. The parameter is largely related to the crystal.

#### **1.9 Low Frequency Oscillator**

Table 9. Low Frequency Oscillator Specifications

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Calibration frequency [1]	F <sub>LPOSC</sub>			32		kHz
Frequency accuracy		After calibration		±1		%
Temperature coefficient [2]				-0.02		%/°C
Supply voltage coefficient [3]				+0.5		%/V
Initial calibration time	t <sub>LPOSC-CAL</sub>			4		ms

Remarks:

[1]. The low frequency oscillator is automatically calibrated to the crystal oscillator frequency at the PUP stage and periodically calibrated at this stage.

[2]. After calibration, the frequency changes with temperature.

[3]. After calibration, the frequency changes with the change of the supply voltage.



DATASHEET

**HC222** 

#### **1.10 Low BatteryDetection**

Table 10. Low Battery detection specifications

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Detection accuracy	LBD <sub>RES</sub>			50		mV

#### 1.11 Digital Interface

Table 11. Digital interface specifications

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Digital input high level	V <sub>IH</sub>		0.8			$V_{\text{DD}}$
Digital input low level	V <sub>IL</sub>				0.2	$V_{DD}$
Digital output high level	V <sub>OH</sub>	@I <sub>OH</sub> = -0.5mA	Vdd-0.4			V
Digital output low level	V <sub>OL</sub>	@I <sub>OL</sub> = 0.5mA			0.4	V
SCLKFrequency	$F_{SCL}$				5	MHz
SCLK high time	Т <sub>СН</sub>		50			ns
SCLK low time	T <sub>CL</sub>		50			ns
SCLKrise time	T <sub>CR</sub>		50			ns
SCLKfall time	T <sub>CF</sub>		50			ns



DATASHEET

HC<sub>22</sub>

## **1.12 Figures of Critical Parameters**

1.12.1 Rx Current VS. Supply Voltage



Testing Condition: Freq = 434MHz / 868MHz, Fdev = 10KHz, BR = 10Kbps

#### 1.12.2 Rx Current VS. Voltage Temperature



Test Condition: Freq = 434MHz,Fdev = 10KHz, BR = 10Kbps



DATASHEET

HC22



Test Condition: Freq = 868MHz, Fdev = 10KHz, BR = 10Kbps





Test Condition: FSK, DEV = 10KHz, BR = 10Kbps



DATASHEET

HC<sub>2</sub>

#### 1.12.4 Sensitivity VS. Temperature



Test Condition: FSK, DEV = 10KHz, BR = 10Kbps

#### 1.12.5 Tx Power VS. Supply Voltage



Test Condition:Freq = 868MHz, 20dBm / 13dBmmatching network



DATASHEET

HC22



Test Condition:Freq = 434MHz, 20dBm / 13dBmmatching network



HC222

## 2 Pin Descriptions



#### Figure 8 HC222 pin arrangements

#### Table 12. HC222 pin descriptions

Pin No.	Name	I/O	Descriptions
1	GPIO3	IO	Configured as CLKO, DOUT/DIN, INT2 and DCLK (TX/RX)
2	SCLK	I	SPI clock
3	SDIO	IO	SPI data input and output
4	CSB	I	SPI chip selection bar for register access, active low
5	FCSB	I	SPI chip selection bar for FIFO access, active low
6	GPIO1	IO	Configured as DOUT/DIN, INT1, INT2, DCLK (TX/RX) and RF_SWT
7	GND	I	Analog GND. It must be grounded.
8	VDD	IO	module VDD
9	GND	I	Ground
10	GND	I	Ground
11	GND	I	Ground
12	ANT	0	Module Antenna terminal, Default terminal

# 

Sub GHz FSK/OOK Transceiver Module

## **3 Application Circuit**



Designator	Descriptions	Manufacturer
M1	Module HC222 18.67*12.12*2.27mm RoHS	LJ ELECTRONICS
U1	IC 8 BIT MCU STM8S003F3 SSOP20 RoHS	MICROICHIP
U2	IC LDO XC6206P33PR 3.3V SOT-23 RoHS	TOREX
L1	Thick film resistor0R 5% 1/16W 0402 RoHS	ROHM
C1	CAP CER 0402 DO NOT FIT	
C2	CAP CER 0402 DO NOT FIT	
C3	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA
C4	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA
C5	CAP CER 10uF/16V 20% X5R 0402 RoHS	MURATA
C6	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA
C7	CAP CER 47uF/16V 20% X5R 1206 RoHS	MURATA
C8	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA

DATASHEET

**HC222** 



## **4** Function Descriptions

HC222 is an ultra-low power, high performancetransceiver chip. It supports OOK, (G) FSK and (G) MSK.It is suitable for applications in the range from 140 to 1020MHz. The product belongs to NextGenRFTM series. The series includes transmitters, receivers and transceivers and other complete product lines. HC222 block diagramis as shown in the following figure.



#### Figure 9 Functional Block Diagram

In the receiver part, the chip uses LNA+MIXER+IFFILTER+LIMITTER+PLL low-IF architecture to achieve the Sub-GHz wireless reception function. The chip uses PLL+PA architecture to achieve the Sub-GHz wireless transmitting function.

In the receiver system, the analog circuit mixes the RF signal to IF and converts the signal from analog to digital through the Limiter module, then outputs I/Q two single bit signals to the digital circuit for (G) FSK demodulation. At the same time, SARADC will convert the real-time RSSI signal to 8-bit digital signal, and sent them to the digital part for OOK demodulation and other processing. The digital circuit is responsible for mixing the intermediate frequency to zero frequency (Baseband) and performing a series of filtering and decision processing, while AFC and AGC control the analog circuit dynamically, finally the 1-bit original signal is demodulated. After demodulation, the signal will be sent to the decoder to decode and fill in the FIFO, or output to the PAD directly.

In the transmitter system, the digital circuitry will encode the data and then send them to the modulator (or send them to the modulator directly without encoding). The modulator will directly control the PLL and PA, modulate the data by (G) FSK or OOK and transmit them.

The chip provides the SPI communication port. The external MCU can configure the various functions by accessing to the register, control the main state machine, and access to the FIFO.

#### 4.1 Transmitter

The transmitter is based on direct frequency synthesis technology. The carrier is generated by a low noise fractional-N frequency synthesizer.

The modulated data is transmitted by an efficient single-ended power amplifier (PA). The output power can be read and written



via registers, step by step from -20dBm to +20dBm with 1dB.

When the PA is switched fast, the varying input impedance will disturb the output frequency of the VCO instantaneously. The effect iscalled VCO pulling. It will generate the spurious and spurson the spectrumaround the desired carrier. The PA spurs can be reduced to a minimum instantaneously by the PA output power ramping. HC222 has a built-in PA ramping mechanism. When the PA Ramp is turned on, the PA output power can ramp the desired amplitude in a pre-configured rate, so as to reduce the spurs. In FSK mode, the signal can be filtered by a Gaussian Filter before transmitted, e.g. GFSK, which can reduce the spectral width and interference with neighboring channels.

According to different application requirements, the user can design a PA matching network to optimize the transmitting efficiency.

The typical application schematic and the required BOM is shown in Chapter 3 "Typical application schematic". For more schematic details and layout guidelines, please refer to "AN141 HC222 Schematic and PCB Layout Design Guideline".

The transmitter can operate in direct mode and package mode. In the direct mode, the data to be transmitted can be sent to the chip by the DIN pin and transmitted directly. In the package mode, the data can be preloaded into the TX FIFO in STBY state, and transmitted together with other package elements.

#### 4.2 Receiver

HC222 has a built-in ultra-low power, high performance low-IF OOK, FSK receiver. The RF signal induced by the antennais amplified by a low noise amplifier, and is converted to an intermediate frequency by an orthogonal mixer. The signal is filtered by the image rejection filter, and is amplified by the limiting amplifier and then sent to the digital domain for digital demodulation.

During power on reset (POR) each analog block is calibrated to the internal reference voltage. This allows the chip to remain its best performance at different temperatures and voltages. Baseband filtering and demodulation isdone by the digital demodulator. The AGC loop adjust the system gain by the broadband power detector and attenuation network nearby LNA, so as to obtain the best system linearity, selectivity, sensitivity and other performance.

Leveraging's low power design technology, the receiver consumes only a very low power when it is turned on. The periodic operation mode and wake up function can further reduce the average power consumption of the system in the application with strict requirements of power consumption.

Similar to the transmitter, the HC222 receiver can operate in direct mode and packet mode. In the direct mode, the demodulator output data can be directly output through the DOUT pin of the chip. DOUT can be assigned to GPIO1/2/3. In the packet mode, the demodulator data output is sent to the data packet handler, get decodedand is filled in the FIFO. MCU can read the FIFO by the SPI interface.

#### 4.3 Auxiliary Blocks

#### 4.3.1 Power-On Reset (POR)

The Power-On Reset circuit detect the change of the VDD power supply, and generate the reset signal for the entire HC222 system. After the POR, the MCU must go through the initialization process and reconfigure the HC222. There are two circumstances those will lead to the generation of POR.

The first case is a very short and sudden decrease of VDD. The POR triggering condition is, VDD dramatically decreases by 0.9V

+/- 20% (e.g. 0.72V - 1.08V) within less than 2 us. To be noticed, it detects a decreasing amplitude of the VDD, not the absolute value of VDD.





Figure 10 Sudden Decrease of VDD lead to Generation of POR

The second case is, a slow decrease of the VDD. The POR triggering condition is, VDD decreases to 1.45V +/- 20% (e.g. 1.16V

 – 1.74V) within a time more than or equal to 2 us. To be noticed, it detects an absolute value of VDD, not a decreasing amplitude.



Figure 11 Slow Decrease of VDD lead to Generation of POR

#### 4.3.2 Crystal Oscillator

The crystal oscillator provides a reference clock for the phase locked loop as well as a system clock for the digital circuits. The value of load capacitance depends on the crystal specified CL parameters. The total load capacitance between XI and XO should be equal to CL, in order to make the crystal accurately oscillate at 26 MHz.

$$C_{\rm L} = \frac{1}{1/C15 + 1/C16} + C_{\rm par} + 2.5 \rm pF$$

C15 and C16 are the load capacitancesat both ends of the crystal. Cpar is the parasitic capacitance on the PCB. Each crystal pin has 5pF internal parasitic capacitance, together is equivalent to 2.5pF. The equivalent series resistance of the crystal must be within the specifications so that the crystal can have a reliable vibration. Also, an external signal source can be connected to the XI pin to replace the conventional crystal. The recommended peak value of this clock signal is from 300mV to 700mV. The clock is coupled to XI pin via a blocking capacitor.

#### 4.3.3 Sleep Timer

The HC222 integrates a sleep timer driven by 32 kHz low power oscillator (LPOSC). When this function is enabled, the timer wakes the chip from sleep periodically. When the chip operates in a duty cycle mode, the sleep time can be configured from 0.03125 ms to 41922560 ms. Due to the low power oscillator frequency will change with the temperature and voltage drift, it will



DATASHEET

be automatically calibrated during power on and will be periodically calibrated since then. These calibrations will keep the frequency tolerance of the oscillator within + 1%.

#### 4.3.4 Low Battery Detection

The chip sets up low voltage detection. When the chip is tuned to a certain frequency, the test is performed once. Frequency tuning occurs when the chip jumps from the SLEEP/STBY state to the RFS/TFS/TX/RX state. The result can be read by the LBD\_VALUE register.

#### 4.3.5 Received Signal Strength Indicator(RSSI)

RSSI is used to evaluate the signal strengthinside the channel. The cascaded I/Q logarithmic amplifier amplifies the signal before it is sent to the demodulator. The logarithmic amplifier of I channels and Q channel contains the received signal indicator, in which the DC voltage is generated is proportional to the input signal strength. The output of RSSI is the sum of thevalues of the two channels' signals. The output has 80dB dynamic range above the sensitivity. After the RSSI output is sampled by the ADC and filtered by a SAR FILTER and a RSSI AVG FILTER. The order of the average filter can be set by RSSI\_AVG\_MODE<2:0>. The code value is translated into dBm value after filtering. Users can read the registerRSSI\_CODE<7:0> to obtain the RSSI code value, or RSSI\_DBM<7:0> to obtain the dBm value. By setting the register RSSI\_DET\_SEL<1:0> Users can determine whether the RSSI is output to the MCU in real time, or latched at the instance when the preamble, sync, or the whole packet is received.

Also, HC222 allows the user to setup a threshold by RSSI\_TRIG\_TH<7:0> to compare with the real-time RSSI value. If the RSSI is larger than the threshold it outputs logic 1, otherwise outputs logic 0. The output can be used as a source of the RSSI VLD interrupt, of the receive time extending condition in the super low power (SLP) mode.



Figure 12 RSSI detection and comparison circuit

HC222 has done a certain degree of calibration before delivery. In order to obtain more accurate RSSI measurement results, the user needs to recalibrate the RSSI circuit in their dedicated applications. For further information, please refer to the

"AN144-HC222W RSSI Usage Guideline".

#### 4.3.6 Phase Jump Detector (PJD)

PJD is Phase Jump Detector. When the chip is in FSK demodulation, itcan automatically observe the phase jump characteristics of the received signal to determine whether it is awanted signal or an unwanted noise.



	2 SYM	2 SYM	1 SYM	1 SYM	1 SYM	1 SYM	
--	----------	----------	----------	----------	----------	----------	--

Figure 13 Received signal jump diagram

The PJD mechanism defines that the input signal switching from 0 to 1 or from 1 to 0 is a phase jump. Users can configure the PJD\_WIN\_SEL<1:0> to determine the number of detected jumps for the PJD to identify a wanted signal.As shown in the above figure, in total 8 symbols are received. But the phase jump only appeared 6 times. Therefore, the number of jumpsis not equal to the number of symbols. Only when a preamble is received theyare equal.In general, the more jumps are used to identify the signal, the more reliable they result is; the less jumps are used, the faster the result is obtained.If the RX time is set to a relatively short period, it is necessary to reduce the number of jumps to meet the timing requirements. Normally, 4 jumps allow pretty reliable result, e.g. the chip will not mistakenly treat an incoming noise as a wanted signal, and vice versa will not treat a wanted signal as noise.

Detecting the phase jump of a signal, is identical to detect whether the signal has the expecteddata rate. In fact, at the same time, the PJD will also detect the FSK deviation and see if it is legal, as well as to see if the SNR is over 7 dB.With these three parameters the PJD is able to make a very reliable judgement. If the signal is wanted it outputs logic 1, otherwise outputs logic 0. The output can be used as a source of the RSSI VLD interrupt, or the receive time extending condition in the super low power (SLP) mode. In direct data mode, by setting the DOUT\_MUTE register bit to 1, the PJD can mute the FSK demodulated data output while there is not wanted signal received.

The PJD technique is similar to the traditional carrier sense technique, but more reliable. While users combine the RSSI detection and PJD technique, they can precisely identify the status of the current channel.

#### 4.3.7 Automatic Frequency Control (AFC)

The AFC mechanism allows the receiver to minimize the frequency error between the TX and RX in a very short time once a wanted signal comes in. This helps the receiver to maintain its highest sensitivity performance. HC222 has the most advanced AFC technology. Compare with the other competitors, within the same bandwidth, HC222 can identify larger frequency error, and remove the error in a much shorter time (8-10 symbols).

Normally the frequency error between the TX and RX is caused by the crystal oscillators used in both sides. HC222 allows the user to fill in the value of crystal tolerance (in PPM) on RFPDK. Based on the crystal tolerance, the RFPDK will calculate the AFC range whileminimizing the receiver bandwidth (to maintain the best performance). Due to the excellent performance of the AFC, it provides a good solution to the crystal aging problem which would lead to more frequency error as time goes by.

Therefore, compare to other similar transceiver chips, HC222 can solve more severe crystal aging problem and effectively extend the life time of the product.Please refer to "AN196-HC222-CMT2219B-CMT2218B The Advantages of the Receiver AFC." for more details.

#### 4.3.8 Clock Data Recovery (CDR)

The basic task of a CDR system is to recover the clock signal that is synchronized with the symbol rate, while receiving the data. Not only for decoding inside the chip, but also for outputting the synchronized clock to GPIO for users to sample the data.So CDR's task is simple and important. If the recovered clock frequency is in error with the actual symbol rate, it will cause data acquisition errors at the time of reception.

HC222W has designed three types of CDR systems, as follows:

1. **COUNTING system**–The system is designed for the symbol rates to be more accurate. If the symbol rate is 100% aligned, the unlimited length of 0 can be received continuously without error.



- TRACING system –The system is designed to correct the symbol rate error. It has the tracking function. It can automatically detect the symbol rate transmitted by TX, and adjust quickly the local symbol rate of RX at the same time, so as to minimize the error between them. The system can withstand up to 15.6% or symbol rate error. Other similar products in the industry cannot reach this level.
- 3. **MANCHESTER system** –This system evolves from the COUNTING system. The basic feature is the same.The only difference is that the system is specially designed for Manchester codec.Special processing can be done when the TX symbol rate has unexpected changes.

#### 4.3.9 Fast Frequency Hopping

The mechanism of fast frequency hopping is, based on the frequency configured on the RFPDFK, for instance 433.92MHz, during applications the MCU can simply change 1 or 2 registers to quickly switch to another frequency channel. This simplify the way of change the RX or TX frequency in multiple channels application.

#### FREQ=BASEFREQUENCY+2.5kHZ×FH\_OFFSET<7:0>×FH\_CHANNEL<7:0>

In general, the user can configure FH\_OFFSET<7:0>during the chip initialization process. And then in the application, the user can switch the channel by changing FH\_CHANNEL<7:0>.

When users need to use the fast frequency hopping in the RX mode, in some particular frequency points, one parameter of the AFC circuit must be re-configured. Please refer to "AN197-HC222-CMT2119B-CMT2219B fast frequency hopping" and "HC222-CMT2219B frequency hopping calculation tool" for more details.

DATASHEE<sup>®</sup>



## **5 Chip Operation**

#### 5.1 SPI Interface

The chip communicates with the outside through the 4-wire SPI interface. The CSB is the active-lowchip select signal for accessing to the registers. The FCSB is the active-low select signal for accessing to the FIFO. They cannot be set to low at the same time. The SCLK is the serial clock. Its highest speed is 5MHz. The chip itself and the external MCU send the data at the falling edge of SCLK and capture the data at the rising edge of SCLK. The SDA is a bidirectional pin for input and output data. The address and data are transferred starting from the MSB.

When accessing to the register, CSB is pulled low. A R/W bit is sent first, followed by a 7-bit register address. After the external MCU pulls down the CSB, it must wait for at least half a SCL cycle, and then send the R/W bit. After the MCU sends out the last falling edge of SCLK, it must wait for at least half a SCLK cycle, and then pull the CSB high.

To be noticed, when reading a register, MCU and HC222 will have to switch the direction of their IO (SDIO) between the address bit 0 and the data bit 7. It is required that the MCU switches the IO to input mode before send out the falling edge of the SCLK; HC222 should switch the IO to output mode after it has seen the falling edge of the SCLK. This avoids data contention of the SDIO (both of the MCU and HC222 set the SDIO to output mode at the same time), which would cause unexpected electrical problem.



Figure 14 SPI read register timing



Figure 15 SPI write register timing

#### **5.2 FIFO**

HC222 provides two separated 32-byte FIFO by default. They are used for RX and TX, respectively. Users can also set

HC:22



FIFO\_MARGE\_EN to 1 to merge the two separated FIFO into one 64-byte FIFO. It can be used both under TX and RX. By configuring the FIFO\_RX\_TX\_SEL to indicate whether it is currently used as TX FIFO or RX FIFO. When the two FIFO are not merged, users can fill in the TX FIFO while the RX FIFO is used to receive data in the RX mode.

The FIFO can be accessedvia the SPI interface. The user can clear the FIFO by setting FIFO\_CLR\_TXor FIFO\_CLR\_RX to 1. Also, the user can re-send the old datain the TX FIFO by setting FIFO\_RESTORE to 1, without the need of re-filling the data.

#### 5.2.1 FIFO Read Operation

When the MCU accesses to the FIFO, the user must first configure a few registers to setup the FIFO read/write mode, as well as some other working mode. The details are introduced in "AN143-CMT2219B FIFO and Data Packet Usage Guideline". Here is the read-write timing diagram. Note that there is a slight difference in the control of the FCSB for accessing to the FIFO and the control of the CSB for accessing to the FIFO, FCSB must be pulled down 1-clock cycle at first, and then send the rising edge of SCL. After the last falling edge of SCL is sent, the MCU must wait at least 2 us to pull up the FCSB. Between the adjacent read/write operations, the FCSB must be pulled high for 4us at least. When writing the FIFO, the first bit data must be ready 0.5 clock cycles before sending the first rising edge of SCL.



Figure 16 SPI read FIFO timing



Figure 17 SPI write FIFO timing

#### 5.2.2 FIFO Associated Interrupt

HC222 provides rich interrupt sources associated with the FIFO. The interrupt timing for Tx and Rx FIFO is shown below:

HC

DATASHEE1





DATASHEET



Figure 18 HC222RX FIFO interrupt timing diagram



Figure 19 HC222 TX FIFO interrupt timing diagram

## 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing

After the chip VDD is powered up, the chip usually needs to wait about 1ms, then POR will release. After the release of the POR, the crystal will start, the start time is 200 us - 1 ms, depending on the characteristics of the crystal itself. After starting, the user need to wait for the crystal settled, then the system starts working. The default setting is 2.48ms. This time can be modified by writing XTAL\_STB\_TIME <2:0> afterword (it has to be longer than the crystal inherent settling time). However, if the inherent settling time of the crystal is difficult to observed by the user, the default setting of 2.48 ms is recommended and is able to cover most of the crystals.

The chip remains in the IDLE status until the crystal is settled. After the crystal is settled, the chip will leave the IDLE state and begin to do the calibration of each module. After the calibration is completed, the chip will stay in the SLEEP and wait until the user to initialize the configuration. At any time, as long as the soft reset is performed, the chip will go back to the IDLE and be powered up again.



HC



Figure 20 Power on sequence

When the calibration is completed, the chip enters the SLEEP mode. From this time, the MCU can switch the chip to different operating states by setting the register CHIP\_MODE\_SWT<7:0>.

#### 5.3.2 OperationState

HC222 has 7 operationstates: IDLE, SLEEP, STBY, RFS, RX, TFS and TX, as shown below.

State	Binary code	Switch command	Active Blocks	Optional Blocks
IDLE	0000	soft_rst	SPI, POR	None
SLEEP	0001	go_sleep	SPI, POR, FIFO	LFOSC, Sleep Timer
STBY	0010	go_stby	SPI, POR, XTAL, FIFO	CLKO
RFS	0011	go_rfs	SPI, POR, XTAL, PLL, FIFO	CLKO
TFS	0100	go_tfs	SPI, POR, XTAL, PLL, FIFO	CLKO
RX	0101	go_rx	SPI, POR, XTAL, PLL, LNA+MIXER+IF, FIFO	CLKO, RX Timer
ТХ	0110	go_tx	SPI, POR, XTAL, PLL, PA, FIFO	CLKO

Table 14. HC222 state and module open table



HC222





#### SLEEP State

The chip power consumption is the lowest in SLEEP state, and almost all the modules are turned off. SPI is open, the registers of the configuration bank and control bank 1 will be saved, and the contents filled in the FIFO before will remain unchanged.

However, the user cannot operate the FIFO and cannot change the contents of the register. If the user opens the wake-up function, the LFOSC and the sleep counter will turn on and start working. The time required to switch from IDLE to SLEEP is the power up time. Switch from other state to SLEEP will be completed immediately.

#### STBY State

In STBY state, the crystal is turned on, the LDO of the digital circuit will also be turned on, the current will be slightly increased, and the FIFO can be operated. The user can choose whether to output CLKO (system clock) to PIN. Because the crystal and LDO is turned on, compared to the SLEEP, the time switching from the STBY to transmitting or receiving will be relatively short. Switching from SLEEP to STBY will be completed after the crystal is turned on and settled. Switching from other state to STBY will be completed immediately.

#### RFS State

RFS is a transition state before switching to RX. Except that the receiver RF module is off, the other modules are turned on, and the current will be larger than STBY. Because PLL has been locked in the RX frequency, RFS cannot switch to TX. Switching from STBY to RFS probably requires PLL calibration and stability time of 350us. Switching from SLEEP to RFS needs to add the crystal start-up and stability time. Switching from other state to RFS will be completed immediately.

#### TFS State

TFS is a transition state before switching to TX. Except that the transmitter RF module is off, the other modules are turned on, and the current will be larger than STBY. Because PLL has been locked in the TX frequency, TFS cannot switch to RX. Switching from STBY to TFS probably requires PLL calibration and stability time of 350us. Switching from SLEEP to TFS needs to add the



crystal start-up and settled time. Switching from other state to TFS will be completed immediately.

#### RX State

All modules on the receiver will be opened in RX state. Switching from RFS to RX requires only 20us. Switching from STBY to RX needs to add the PLL calibration and settled time of 350us. Switching from SLEEP to RX needs to add the crystal start-up and settled time. TX can be quickly switched to RX by sending go\_switch command. Whether the TX and RX setting frequency is the same, the user need to wait for the PLL re-calibration and settled time of 350us to switch successfully.

#### TX State

All modules on the transmitter will be opened in TX state. Switching from TFS to TX requires only 20us. Switching from STBY to TX needs to add the PLL calibration and settled time of 350us. Switching from SLEEP to TX needs to add the crystal start-up and settled time. RX can be quickly switched to TX by sending go\_switch command. Whether the RX and TX setting frequency is the same, the user need to wait for the PLL re-calibration and settled time of 350us to switch successfully.

#### 5.4 GPIO and Interrupt

HC222 has 3 GPIO ports.Each GPIO can be configured as a different input or output. HC222 has 2 interrupt ports. They can be configured to different GPIO outputs.

#### Table 15. HC222 GPIO

Pin No.	Name	I/O	Function
16	GPIO1	10	Configuredas:DOUT/DIN, INT1, INT2, DCLK (TX/RX), RF_SWT
15	GPIO2	10	Configuredas:INT1, INT2, DOUT/DIN, DCLK (TX/RX), RF_SWT
8	GPIO3	10	Configuredas:CLKO, DOUT/DIN, INT2, DCLK (TX/RX)

Interrupt mapping table is as below. INT1 and INT2 mapping is the same. Take INT1 as an example.



DATASHEET

HC222

#### Table 16. HC222 interrupt mapping table

Name	INT1_SEL	Descriptions	Clearing
			methods
RX_ACTIVE	00000	Indicates the chip is entering RX and is already in RX. It is 1 in PLL	Auto
		tuningand RX state, and it is 0 in the other states.	
TX_ACTIVE	00001	Indicates the chip is entering TX and is already in TX. It is 1 in PLL tuning	Auto
		and TX state, and it is 0 in the other states.	
RSSI_VLD	00010	Indicates whether the RSSI is active.	Auto
PREAM_OK	00011	Indicates that the Preamble is received successfully.	by MCU
SYNC_OK	00100	Indicatesthat the Sync Wordis received successfully.	by MCU
NODE_OK	00101	Indicatesthat the Node ID is received successfully.	by MCU
CRC_OK	00110	Indicates that the CRC for the current packet is correct.	by MCU
PKT_OK	00111	Indicates that a packet has been received.	by MCU
SL_TMO	01000	Indicates that the SLEEP counter timed out.	by MCU
RX_TMO	01001	Indicates that the RX counter timed out.	by MCU
TX_DONE	01010	Indicates that the TX operation is completed.	by MCU
RX_FIFO_NMTY	01011	Indicates that the RX FIFO is not empty.	Auto
RX_FIFO_TH	01100	Indicatesthe number of unread bytes of the RX FIFO is over FIFO TH	Auto
RX_FIFO_FULL	01101	Indicates RX FIFO is full.	Auto
RX_FIFO_WBYTE	01110	Indicates each time a byte is written to the RX FIFO. Itis a pulse.	Auto
RX_FIFO_OVF	01111	indicates RX FIFO is overflow	Auto
TX_FIFO_NMTY	10000	Indicates that TX FIFO is not empty	Auto
TX_FIFO_TH	10001	Indicates the number of unread bytes of the TX FIFO is over FIFO TH.	Auto
TX_FIFO_FULL	10010	Indicates TX FIFO is full.	Auto
STATE_IS_STBY	10011	Indicates that the current state is STBY.	Auto
STATE_IS_FS	10100	Indicates that the current state is RFS or TFS.	Auto
STATE_IS_RX	10101	Indicates that the current state is RX.	Auto
STATE_IS_TX	10110	Indicates that the current state is TX.	Auto
LBD	10111	Indicates that low battery is detected (VDD is lower than TH)	Auto
TRX_ACTIVE	11000	Indicates the chip is entering TX or RX and is already in TX or RX. It is 1 in	Auto
		PLL tuning, TX or RX state, and it is 0 in the other states.	
PKT_DONE	11001	Indicates that the current packet has been received, covering 4 possible	by MCU
		different situations.	
		1. The packet is received completely and correctly.	
		2. Manchester decoding has error. Decoder is automatically reset.	
		<ol> <li>NODE ID receiving has error. Decoderis automatically reset.</li> </ol>	
		4. Signal collision occurred.Decoder is not reset, waiting	

By default, Interrupt is active high (logic 1 is valid). Users can set the INT\_POLAR register bit to 1 to make all interrupts active low (logic 0 is valid). Taking INT1 as an example, the control and sources selection of all the available interrupts is shown below. The control and mapping of INT1 and INT2 are the same.



DATASHEET

**HC222** 



Figure 22 HC222 INT1 interrupt mapping diagram



## 6 Packet Handler

HC222 supports direct mode and packet mode:

- Direct Mode In Rx mode, only supports preamble and sync detection, FIFO does not work, demodulated data sent out from GPIO. In Tx mode, only supports transmitting the data input from GPIO.
- Packet Mode Supports all packet formats, demodulated data is stored in FIFO, accessed by SPI.

#### 6.1 Direct Mode



Figure 23 Direct mode data path

#### Rx processing

In direct mode, the data from the demodulator is sent directly to the external MCU via the DOUT pin. DOUT can be set to GPIO1, 2 or 3. The typicalRX direct mode controlsequencefor the MCU is:

- 1. Configures GPIOsusing theCUS\_IO\_SEL register.
- 2. Configures DATA\_MODE = 0.
- 3. Send thego\_rx command.
- 4. Capture the data from DOUT continuously.
- 5. Send thego\_sleep/go\_stby/go\_rfs command to stop receiving and save the power.

#### Tx processing

In the direct mode, the data to be transmitted is sent directly to the chip from the external MCU by via DIN pin. The data rate is determined by the MCU but must be less than +/- 30% of the data rate configured on the RFPDK. The typical TX direct mode control sequence for the MCU is:

- 1. Set register TX\_DIN\_EN to 1 to enable DIN on GPIO.
- 2. Set TX\_DIN\_SEL to 0 to configure GPIO1 as DIN, or 1 to configure GPIO2 as DIN.
- 3. Send thego\_tx command,send in the data to the DIN pinwith the desired data rate, the data is transmitted immediately.
- 4. Send thego\_sleep/go\_stby/go\_rfs command to stop transmission and save the power.



DATASHEET

HC22

#### 6.2 Packet Mode



The packet handler supports the classic and more flexible packet format in both TX and RX mode. It includes variable packet format (Length in front of the Node ID), variable packet format (Length in the back of the Node ID) and fixed packet format. Each element in the packet supports flexible configurations, as shown below.





Figure 26 Variable length packet (Length behind Node ID)





Figure 27 Fixed length packet

#### Rx processing

In the packet mode, the output data from the demodulator will be transferred to the packet handler for decoding, and then filled in the FIFO. The packet handler provides a variety of decoding mechanisms and options to determine the validity of the data. These can reduce the work load of the MCU. The typical package mode control sequence for the MCU is:

- 1. Configures GPIO using the CUS\_IO\_SEL register.
- 2. Setup the interruptsusingCUS\_INT1\_CTL, CUS\_INT2\_CTL and CUS\_INT\_EN registers.
- 3. Send thego\_rx command.
- 4. Reads the RX FIFO according to the relevant interrupts.
- 5. Sends the go\_sleep/go\_stby/go\_rfs command to stop the receiving and save the power.
- 6. Clears the packet interruptsusingCUS\_INT\_CLR1 and CUS\_INT\_CLR2 registers.

#### Tx processing

In the packet mode, MCU can fill the data in the FIFO in advance in the STBY and TFS state, or fill them in the FIFO while the chip sends the data, or use the combination of the above two methods. The typical Txpacket mode control sequence for the MCU is:

- 1. Configures GPIO using the CUS\_IO\_SEL register
- 2. Sends go\_stby/go\_tfs command when the data is filled in FIFO in advance.
- 3. Sends go\_tx command.
- 4. Writes the data into FIFO according to the relevant interrupt status.
- 5. Sends go\_sleep/go\_stby/go\_rfs command to save power.

HC222 has rich configurable hardware resources of FIFO, packet and their interrupts, which makes it compatible with most of the similar RF products in the market. For more details please refer to the interface of RFPDK and "AN143-HC222 FIFO and Data Packet Usage Guideline".



DATASHEET

## 7 Low Power Operation

#### 7.1 Duty CycleOperation Mode

HC222 makes the Tx and Rx work in duty cycle operation mode to save the power consumption. Among them, the Rx Duty Cycle can be classified into the following 5 modes.

- 1. Fully manual control
- 2. Automatic SLEEP wakeup, switch to manual control
- 3. Automatic SLEEP wakeup, automaticallyenter to RX, manually exit RX
- 4. Automatic SLEEP wakeup, manually enter RX, automatically exit RX
- 5. Fully automatic receive and sleep control

The Tx Duty Cycle can be divided into the following 3 modes.

- 1. Manually enter TX, automatically exit TX
- 2. Automatic SLEEP wakeup, manually enter TX, automatically exit TX
- 3. Fully automatic transmit and sleep control

#### 7.2 Supper Low Power (SLP) Receive Mode

HC222 provides a set of options to help users achieve supper low power consumption (SLP - Supper Low Power) reception under different application requirements. These options can be used whensetting RX\_TIMER\_EN to 1, e.g. when the Rx timer is enabled. The principle of the SLP mechanism is to shorten the Rx time when there is no wanted signal coming in, and properly extend the Rx time when there is wanted signal detected, so that the power consumption is minimized while the stability of reception is guaranteed.

The traditional short-range wireless receiver generally uses the following basic scheme to achieve low powercommunication.HC222 is also compatible with this scheme, and expands it to 13 more power-saving schemes. The figure below introduces the most basic scheme, whichwill be enabled when the RX\_EXTEND\_MODE<3:0> is set to 0.



Figure 28 Basic low-power receiver scheme



The traditional low-power communication scheme and the 13-extendedlow-power schemes are listed in the following table.

#### Table 17. Low-power receiver mode

No.	Rx Extended Methods	Rx Extended Condition
0	No Rx extension is supported. Exit Rx state as soon as T1 timed out.	None
1	Once must the Dy extended condition during T1 leave	RSSI_VLD is valid.
2	Once meet the Rx extended condition during T1, leave T1 and pass the control authority to MCU.	PREAM_OK is valid.
3		RSSI_VLD and PREAM_OK are valid simultaneously.
4	Once detect RSSI_VLD = 1 during T1, leave T1 and stays in Rx state, exit Rx state until RSSI_VLD = 0.	RSSI_VLD is valid.
5		RSSI_VLD is valid
6		PREAM_OK is valid
7	Once must the Dy extended condition during T1, quitch	RSSI_VLDandPREAM_OK are valid simultaneously.
8	Once meet the Rx extended condition during T1, switch to T2. Exit Rx as soon as T2 timed out.	Any one of PREAM_OK or SYNC_OK is valid.
9		Any one of PREAM_OK or NODE_OK is valid.
10		Any one of PREAM_OK or SYNC_OK or NODE_OK is valid.
11	Once meet the Rx extended condition during T1, switch	RSSI_VLD is valid.
12	to T2. Leave T2 and pass the control authority to MCU	PREAM_OK is valid.
13	as soon as SYNC is detected, otherwise exit Rx when T2 timed out.	RSSI_VLD 与 PREAM_OK are valid simultaneously.

The T1 and T2 mentioned in the table refer to the RX T1 and the RX T2 time interval that can be set via the registers or RFPDK. The source of RSSI\_VLD can be the comparison result of the RSSI or the detection result of the phase jump detector (PJD). For more details, please refer to "AN146-HC222W Low Power Mode Usage Guideline".

#### 7.3 Receiver "Power VS Performance" Configuration

HC222 provides a set of registers to select the power consumption and sensitivity performance of the RF frontend circuit. The below table shows how they are configured:

电流档	RF 性能档	LMT_VTR<1:0>	MIXER_BIAS<1:0>	LNA_MODE<1:0>	LNA_BIAS<1:0>
Low	Low	2	2	1	1
Medium	Medium	2	2	1	2
High	High	1	2	3	2

#### Table 18. Low-power receiver mode



DATASHEET

HC222

## 8 User Register

HC222 is configured by writing in the registers. The following is the register table.

#### Table 19. HC222 Register Table

Addr	R/W	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Function
0x00 0x01 0x02	RW RW	CUS_CMT1 CUS_CMT2								•	
0x02 0x03 0x04	RW RW RW	CUS_CMT3 CUS_CMT4 CUS_CMT5	-								
0x05 0x06	RW RW	CUS_CMT6 CUS_CMT7	User	does not need	to understand the	e details, just di	irectly export th	ne register conter	ts from the RF	PDK	CMT Bank
0x07 0x08 0x09	RW RW RW	CUS_CMT8 CUS_CMT9 CUS_CMT10	-								
0x0A 0x0B	RW RW	CUS_CMT11 CUS_RSSI						_			
Addr 0x0C	R/W RW	Name cus_sys1		Bit 6	Bit 5 MIXER_B		Bit 3	Bit 2 MODE [1:0]	Bit 1	Bit 0 BIAS[1:0]	Function
0x0D 0x0E 0x0F	RW RW RW	CUS_SYS2 CUS_SYS3 CUS_SYS4	LFOSC_RECAL_EN SLEEP_BYPASS_EN	LFOSC_CAL1_EN	LFOSC_CAL2_EN XTAL_STB_TIME [2:0]	RX_TIMER_EN		TX_DC_EN IT_STATE[1:0]	RX_DC_EN RX_EXIT	DC_PAUSE _STATE[1:0]	_
0x10 0x11	RW	CUS_SYS5 CUS_SYS6	SLEEP_TIMER_M [17:0]           SLEEP_TIMER_M [10:0]         SLEEP_TIMER_R [3:0]           RX_TIMER_T1_M [7:0]         RX_TIMER_T1_M [7:0]				System Bank				
0x12 0x13 0x14	RW RW BW	CUS_SYS7 CUS_SYS8 CUS_SYS9			RX_TIMER_T1_M (10:8) RX_TIMER_T2_M (10:8)	RX_TIMER	_T2_M (7:0)	RX_TIMER			System Dank
0x15 0x16	RW RW	CUS_SYS10 CUS_SYS11	COL_DET_EN PJD_TH_SEL	COL_OFS_SEL CCA_IN	RX_AUTO_EXIT_DIS T_SEL [1:0]	DOUT_MUTE RSSI_DET	_SEL [1:0]	RX_EXTEND_			
Ox17 Addr	R/W	CUS_SYS12 Name	PID_WIN Bit 7	Bit 6	CLKOUT_EN Bit 5	Bit 4	Bit 3	CLKOUT_DIV(4:0) Bit 2	Bit 1	Bit 0	Function
0x18 0x19 0x1A	RW RW RW	CUS_RF1 CUS_RF2 CUS_RF3	-								
0x1B 0x1C	RW RW	CUS_RF4 CUS_RF5	User	does not need	to understand the	e details, just di	irectly export th	ne register conter	its from the RFI	PDK	Frequency Bank
0x1D 0x1E 0x1F	RW RW RW	CUS_RF6 CUS_RF7 CUS_RF8	-								
Addr	R/W	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Function
0x20 0x21 0x22	RW RW RW	CUS_RF9 CUS_RF10 CUS_RF11									
0x23 0x24 0x25	RW RW	CUS_RF12 CUS_FSK1									
0x26 0x27	RW RW RW	CUS_FSK2 CUS_FSK3 CUS_FSK4									
0x28 0x29 0x2A	RW RW RW	CUS_FSKS CUS_FSK6 CUS_FSK7	-								
0x2B 0x2C	RW	CUS_CDR1 CUS_CDR2	User	does not need	to understand the	e details, just di	irectly export th	ne register conter	ts from the RFI	PDK	Data Rate Bank
0x2D 0x2E 0x2F	RW RW RW	CUS_CDR3 CUS_CDR4									
0x30 0x31	RW	CUS_AGC1 CUS_AGC2 CUS_AGC3	1								
0x32 0x33 0x34	RW RW	CUS_AGC4 CUS_OOK1	-								
0x35 0x36	RW RW RW	CUS_OOK2 CUS_OOK3 CUS_OOK4									
Addr	RW R/W	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Function
0x38 0x39	RW										runction
	RW	CUS_PKT1 CUS_PKT2 CUS_PKT8			RX_PREAM_SIZE [4:0]	TX_PREAM	M_SIZE (7:0)	PREAM_LENG_UNIT		MODE [1:0]	
0x3A 0x3B 0x3C	RW RW RW RW	CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5	RESV		RX_PREAM_SIZE [4:0] SYNC_TOL [2:0]	TX_PREAN_ PREAM_	M_SIZE [7:0] 1_SIZE [15:8] VALUE[7:0]				
0x3A 0x3B 0x3C 0x3D 0x3D 0x3E	RW RW RW RW RW	CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5 CUS_PKT6 CUS_PKT7	RESV			TX_PREAM_ PREAM_ SYNC_VA SYNC_VA	N_SIZE (7:0) 1_SIZE (15:8) VALUE (7:0) ALUE (7:0) ALUE (7:0) ALUE (15:8)	PREAM_LENG_UNIT		MODE [1:0]	
0x3A 0x3B 0x3C 0x3D 0x3E 0x3F 0x3F 0x40 0x41	RW RW RW RW RW RW RW RW RW	CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5 CUS_PKT5 CUS_PKT7 CUS_PKT8 CUS_PKT9 CUS_PKT9	RESV			TX_PREAM PREAM_ SYNC_VA SYNC_VA SYNC_VA SYNC_VA SYNC_VA	4 5/2E [7:0] 4 5/2E [15:8] VALUE[7:0] ALUE[7:0] ALUE [15:8] UUE [15:8] UUE [23:16] UUE [31:24] UUE [39:32]	PREAM_LENG_UNIT		MODE [1:0]	
0x3A 0x3B 0x3C 0x3D 0x3E 0x3F 0x3F	RW RW RW RW RW RW RW RW	CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5 CUS_PKT5 CUS_PKT7 CUS_PKT8 CUS_PKT8 CUS_PKT10 CUS_PKT11 CUS_PKT12	RESV			TX, PREAM PREAM_ SYNC_V SYNC_VA SYNC_VA SYNC_VA SYNC_VA SYNC_VA	M SZE [7:0] 9 SZE [15:8] VALUE [7:0] ALUE [7:0] WE [15:8] WE [23:16] WE [31:24] WE [39:32] WE [47:40]	PREAM_LENG_UNIT		MODE [1:0]	
0x3A 0x3B 0x3C 0x3D 0x3E 0x3F 0x40 0x41 0x42 0x43 0x44 0x44 0x45 0x46	RW RW RW RW RW RW RW RW RW RW RW RW	CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5 CUS_PKT5 CUS_PKT7 CUS_PKT7 CUS_PKT9 CUS_PKT9 CUS_PKT9 CUS_PKT11 CUS_PKT12 CUS_PKT12 CUS_PKT14 CUS_PKT15	RESV		SINC, TOL [2.0] PAVLOAD_LENG [10:8]	TX, PREAN PREAM SYNC, VI SYNC, VI SYNC, VA SYNC, VA SYNC, VA SYNC, VA SYNC, VA PNYLOAD	M SEE [7:0] 4 SZE [1:6] 4 SZE [1:6] MUE[7:0] AULE[7:0] UE [1:5:8] UE [1:	PREAM LENG UNIT SYNC, SIZE [2:0] NODE LENG, POS, SEL	DATA_N PAYLOAD_BIT_ORDER	IGOE [1:0] SYNC, MAN, EN SYNC, MAN, EN	Baseband Bank
0x3A 0x3B 0x3C 0x3D 0x3F 0x40 0x41 0x42 0x43 0x44 0x44	RW RW RW RW RW RW RW RW RW RW RW RW	CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5 CUS_PKT5 CUS_PKT7 CUS_PKT9 CUS_PKT10 CUS_PKT10 CUS_PKT11 CUS_PKT12 CUS_PKT13 CUS_PKT13		RESV	SVNC_TOL [2:0]	TX PREAM PREAM SYNC, VA SYNC VA SYNC VA SYNC VA SYNC VA SYNC VA SYNC VA SYNC VA SYNC VA NODE FRR MASK NODE FRR MASK	M SEE [7:0] 4 SZE [1:6] 4 SZE [1:6] MUE[7:0] AULE[7:0] UE [1:5:8] UE [1:	PREAM LENG UNIT	DATA_N PAYLOAD_BIT_ORDER	NODE [1:0]	
0x3A 0x3B 0x3C 0x3D 0x3D 0x3B 0x40 0x41 0x42 0x43 0x44 0x44 0x45 0x44 0x45 0x44 0x44 0x44	RW RW RW RW RW RW RW RW RW RW RW RW RW R	CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT6 CUS_PKT6 CUS_PKT6 CUS_PKT6 CUS_PKT10 CUS_PKT11 CUS_PKT11 CUS_PKT13 CUS_PKT13 CUS_PKT13 CUS_PKT13 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT17 CUS_PKT18 CUS_PKT20 CUS_PKT20	RESV		STILC TOL [2:0] PRIFLOAD LENG [10:5] NODE FREE EN	TV, PREAM PREAM SYNC, VA SYNC,	M 3227 [7:0] M 3227 [7:0] M 3227 [1:3:8] M 4217 [7:0] M (17:0] M (17:0] M (17:0] M (17:0] M (17:0] M (17:0) M (17:0)	PREAM_LING_UNIT           SYNC_SIZE [2:0]	DATA_N PATIOAD_BIT_ORDER NODE_DET	4006 [1.0] SYNC MAN EN PKT TYPE MODE [1.0]	
0x3A 0x3B 0x3C 0x3D 0x3D 0x3F 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x45 0x46 0x47 0x48 0x48 0x49 0x48 0x49 0x48 0x40 0x40 0x40 0x40 0x40 0x40 0x40	RW RW RW RW RW RW RW RW RW RW RW RW RW R	CUS_PKT2 CUS_PKT3 CUS_PKT6 CUS_PKT6 CUS_PKT6 CUS_PKT6 CUS_PKT6 CUS_PKT8 CUS_PKT18 CUS_PKT12 CUS_PKT12 CUS_PKT14 CUS_PKT15 CUS_PKT15 CUS_PKT19 CUS_	RESV RESV FEC_TYPE	FEC_EN	SYNC TOL [2:0] PWILDAD_LENG [10:8] NODE_FREE_EN CRC_EYTE_SWAP	TX PERAM PREAM SYNC VA SYNC VA		PREAM_LENG_UNIT           SWIC_SOT [2:0]           NOOF_LENG_POS_SEL           MOOF_LENG_POS_SEL           GRC_TY	DATA_N PAYLOAD_BIT_ORDER NODE DET PE[1:0]	400E [1:0] STINC, MAN, EN FRT, TYPE MODE [1:0] CRC, EN	
0x3A 0x3B 0x3C 0x3D 0x3D 0x3E 0x40 0x41 0x41 0x44 0x43 0x44 0x43 0x44 0x45 0x47 0x46 0x47 0x47 0x48 0x48 0x48 0x40 0x40	RW	CUS_PKT2 CUS_PKT3 CUS_PKT3 CUS_PKT5 CUS_PKT5 CUS_PKT5 CUS_PKT5 CUS_PKT5 CUS_PKT5 CUS_PKT10 CUS_PKT11 CUS_PKT13 CUS_PKT13 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT21 CUS_PKT21 CUS_PKT21 CUS_PKT21 CUS_PKT21 CUS_PKT23 CUS_PKT23 CUS_PKT23 CUS_PKT23 CUS_PKT23 CUS_PKT23 CUS_PKT25 CUS_PKT23 CUS_PKT25 CUS_PKT3 CUS_PKT5 C	RESV RESV FEC_TYPE CRC_BIT_ORDER	FEC_EN WHITEN_SEED[8]	SYNC TOL [2:0] PWILDAD LING [10:8] NODE FREE EN CRC_BYTE_SWAP WHITEN SEED TYPE	TX PREAM PREAM PREAM SYNC VA SYNC VA S		PREAM LENG UNIT     SWIC 502 [20]     SWIC 502 [20]     NOOD LENG POS 521     KOOD LENG POS 521     CRC TY     WHITEN EN	DATA_N DATA_N PAYLOAD_BIT_ORDER PAYLOAD_BIT_ORDER PPE[1:0] MANCH_TYPE	400E [1:0] STINC MAN EN PKT TYPE MODE [1:0] ORC EN MANCH EN	
0x3A 0x3B 0x3C 0x3D 0x3F 0x3F 0x3F 0x47 0x41 0x42 0x44 0x44 0x44 0x44 0x44 0x44 0x44	RW           RW	CUS_PKT2 CUS_PKT3 CUS_PKT3 CUS_PKT5 CUS_PKT5 CUS_PKT5 CUS_PKT5 CUS_PKT9 CUS_PKT9 CUS_PKT11 CUS_PKT11 CUS_PKT12 CUS_PKT12 CUS_PKT12 CUS_PKT13 CUS_PKT14 CUS_PKT15 CUS_PKT15 CUS_PKT21 CUS_PKT21 CUS_PKT21 CUS_PKT21 CUS_PKT21	RESV RESV FEC_TYPE CRC_BIT_ORDER RESV	FEC_EN	SYNC TOL [2:0] PWILDAD_LENG [10:8] NODE_FREE_EN CRC_EYTE_SWAP	TX PREAM PREAM SINC W SINC W S		PREAM_LENG_UNIT           SWIC_SOT [2:0]           NOOF_LENG_POS_SEL           MOOF_LENG_POS_SEL           GRC_TY	DATA_N DATA_N PAYLOAD_BIT_ORDER PAYLOAD_BIT_ORDER PPE[1:0] MANCH_TYPE	400E [1:0] STINC, MAN, EN FRT, TYPE MODE [1:0] CRC, EN	
0:33A 0x3B 0x3C 0x3C 0x3T 0x3F 0x40 0x41 0x42 0x44 0x44 0x45 0x46 0x46 0x46 0x48 0x48 0x48 0x48 0x48 0x48 0x44 0x45 0x40 0x40 0x41 0x48 0x48 0x48 0x48 0x48 0x48 0x48 0x48	RW	CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5 CUS_PKT5 CUS_PKT5 CUS_PKT5 CUS_PKT6 CUS_PKT10 CUS_PKT10 CUS_PKT11 CUS_PKT12 CUS_PKT14 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT15 CUS_PKT21 CUS_PKT23 CUS_PKT25 CUS_PKT35 CUS_	RESV RESV FEC_TYPE CRC_BIT_ORDER	FEC_EN WHITEN_SEED[8]	SYNC TOL [2:0] PWILDAD LING [10:8] NODE FREE EN CRC_BYTE_SWAP WHITEN SEED TYPE	TX PREAM PREAM SINC W SINC W S		PREAM LENG UNIT     SWIC 502 [20]     SWIC 502 [20]     NOOD LENG POS 521     KODD LENG POS 521     CRC TY     WHITEN EN	DATA_N DATA_N PAYLOAD_BIT_ORDER PAYLOAD_BIT_ORDER PPE[1:0] MANCH_TYPE	400E [1:0] STINC MAN EN PKT TYPE MODE [1:0] ORC EN MANCH EN	
0:33A 0:33A 0:33C 0:30C 0:32C 0:	BW BW BW BW BW BW RW RW RW RW RW RW RW RW RW RW BW BW BW RW RW RW RW RW RW RW RW RW RW RW RW RW	CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT9 CUS, PRT9 CUS, PRT9 CUS, PRT11 CUS, PRT11 CUS, PRT13 CUS, PRT23 CUS, PRT25 CUS, PRT2	RESV RESV FEC, TYPE CRC_BIT_ORDER RESV RESV RESV	FEC_EN WHITEN_SEED[8] RESV	SYNC TOL [2:0] SYNC DOL [2:0] SWILDAD LENG [10:8] NODE FREE EN CRC BYTE SWAP WHITEN SEED TYPE RESV	TX PREAM PREAM PREAM SYNC VA SYNC VA S	ΔSE [7:0]         SSE [7:0]           (SSE [15:8]         VAUL(F7)           Let [0:0]         Let [0:0]           Let [0:0]         MOC           ALLE [10:0]         MOC           Let [10:0]         Let [10:0]           Let [10:0]         MOC           ALLE [10:0]         MOC           MALE [10:0]         MOC	PREAM LENG UNIT     SYNC 522 [2:0]     NODE LENG POS SEL     KODE LENG POS SEL     SZE[1:0]     ORC TY     WHITEN EN     RESY	DATA_N DATA_N PAYLOAD_BIT_ORDER PAYLOAD_BIT_ORDER PE[10] MANCH_TYPE TX_PREF(	400E [1.0] STINC MAN_EN STINC MAN_EN PKT_TYPE MODE [1.0] CRC_EN CRC_EN K_TYPE[1.0]	Baseband Bank
0x3A 0x3B 0x3C 0x3D 0x3C 0x3D 0x3E 0x3E 0x40 0x41 0x42 0x44 0x44 0x44 0x44 0x44 0x44 0x44	BW BW BW BW BW BW BW BW BW BW RW RW RW RW RW RW RW RW RW RW RW RW RW	CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT11 CUS, PRT13 CUS, PRT23 CUS, PRT24 CUS, PRT2	RESV RESV FEC. TYPE CRC. BIT. CROBER RESV FIFO, AUTO, RES. EN BIT. 7	FEC EN WHITEN SEED[8] RESV Bit 6	SWIC TOL [2:0]           PREGAD LENG [10:8]           NODE FREE EN           ORC BYTE SWAP           WORTEN SEED TYPE           RESV           Bit 5	TX PREAM PREAM SINC V SINC V SINC VA SINC VA S	JSZE [7:0]         SZE [7:0]           SZE [7:0]         SZE [7:0]           LSZ [1:5]         WAUE[7:0]           LE [7:0]         Mar [7:0]           LE [7:0]         Mar [7:0]           LE [0:3:0]         LE [0:3:0]           LE [0:3:0]         Mar [7:0]           LE [0:3:0]         Mar [7:0]           MAR [7:0]         NGC           SEC [7:0]         SEC [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]	PREAM_LING_UNIT           SYNC_SZE [20]           Image: NODE LENG POS_SEL           MODE LENG POS_SEL           MODE LENG POS_SEL           MODE LENG POS_SEL           MITEM EN           RESP           Bit 2	DATA_N PAYLOAD_BIT_ORDER PAYLOAD_BIT_ORDER PRE[10] MANCH TYPE TX_PREF4 Bit 1	MODE [1.0] SYNC_MAN_EN SYNC_MAN_EN PKT_TYPE MODE [1.0] CRC_EN CRC_EN K_TYPE[1.0] Bit 0	Baseband Bank Function
0:33A 0:33A 0:33C 0:33C 0:33C 0:33E 0:33F 0:34C 0:35C	RW RW RW RW RW RW RW RW RW RW RW RW RW R	CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT13 CUS, PRT13	RESV RESV FEC. TYPE CRC. BIT. CROBER RESV FIFO, AUTO, RES. EN BIT. 7	FEC EN WHITEN SEED[8] RESV Bit 6	SWIC TOL [2:0]           PREGAD LENG [10:8]           NODE FREE EN           ORC BYTE SWAP           WORTEN SEED TYPE           RESV           Bit 5	TX PREAM PREAM SINC V SINC V SINC VA SINC VA S	JSZE [7:0]         SZE [7:0]           SZE [7:0]         SZE [7:0]           LSZ [1:5]         WAUE[7:0]           LE [7:0]         Mar [7:0]           LE [7:0]         Mar [7:0]           LE [0:3:0]         LE [0:3:0]           LE [0:3:0]         Mar [7:0]           LE [0:3:0]         Mar [7:0]           MAR [7:0]         NGC           SEC [7:0]         SEC [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]	PREAM LENG UNIT     SYNC 522 [2:0]     NODE LENG POS SEL     KODE LENG POS SEL     SZE[1:0]     ORC TY     WHITEN EN     RESY	DATA_N PAYLOAD_BIT_ORDER PAYLOAD_BIT_ORDER PRE[10] MANCH TYPE TX_PREF4 Bit 1	MODE [1.0] SYNC_MAN_EN SYNC_MAN_EN PKT_TYPE MODE [1.0] CRC_EN CRC_EN K_TYPE[1.0] Bit 0	Baseband Bank
0:84 0:88 0:30 0:30 0:30 0:37 0:41 0:42 0:44 0:42 0:44 0:44 0:44 0:44 0:44	800 800 800 800 800 800 800 800 800 800	CUS, PRT2 CUS, PRT3 CUS, P	RESV RESV FEC. TYPE CRC. BIT. CROBER RESV FIFO, AUTO, RES. EN BIT. 7	FEC EN WHITEN SEED[8] RESV Bit 6	SWIC TOL [2:0]           PREGAD LENG [10:8]           NODE FREE EN           ORC BYTE SWAP           WORTEN SEED TYPE           RESV           Bit 5	TX PREAM PREAM SINC V SINC V SINC VA SINC VA S	JSZE [7:0]         SZE [7:0]           SZE [7:0]         SZE [7:0]           LSZ [1:5]         WAUE[7:0]           LE [7:0]         Mar [7:0]           LE [7:0]         Mar [7:0]           LE [0:3:0]         LE [0:3:0]           LE [0:3:0]         Mar [7:0]           LE [0:3:0]         Mar [7:0]           MAR [7:0]         NGC           SEC [7:0]         SEC [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]	PREAM_LING_UNIT           SYNC_SZE [20]           Image: NODE LENG POS_SEL           MODE LENG POS_SEL           MODE LENG POS_SEL           MODE LENG POS_SEL           MITEM EN           RESP           Bit 2	DATA_N PAYLOAD_BIT_ORDER PAYLOAD_BIT_ORDER PRE[10] MANCH TYPE TX_PREF4 Bit 1	MODE [1.0] SYNC_MAN_EN SYNC_MAN_EN PKT_TYPE MODE [1.0] CRC_EN CRC_EN K_TYPE[1.0] Bit 0	Baseband Bank Function
0:84 0:38 0:38 0:30 0:39 0:39 0:39 0:39 0:39 0:39 0:39	800 800 800 800 800 800 800 800 800 800	CUS, PRT2 CUS, PRT3 CUS, PRT3 CUS, PRT3 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT13 CUS, PRT13	RESV RESV FEC. TYPE CRC. BIT. CROBER RESV FIFO, AUTO, RES. EN BIT. 7	FEC EN WHITEN SEED[8] RESV Bit 6	SWIC TOL [2:0]           PREGAD LENG [10:8]           NODE FREE EN           ORC BYTE SWAP           WORTEN SEED TYPE           RESV           Bit 5	TX PREAM PREAM SINC V SINC V SINC VA SINC VA S	JSZE [7:0]         SZE [7:0]           SZE [7:0]         SZE [7:0]           LSZ [1:5]         WAUE[7:0]           LE [7:0]         Mar [7:0]           LE [7:0]         Mar [7:0]           LE [0:3:0]         LE [0:3:0]           LE [0:3:0]         Mar [7:0]           LE [0:3:0]         Mar [7:0]           MAR [7:0]         NGC           SEC [7:0]         SEC [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]           FRO [7:0]         FRO [7:0]	PREAM_LING_UNIT           SYNC_SZE [20]           Image: NODE LENG POS_SEL           MODE LENG POS_SEL           MODE LENG POS_SEL           MODE LENG POS_SEL           MITEM EN           RESP           Bit 2	DATA_N PAYLOAD_BIT_ORDER PAYLOAD_BIT_ORDER PRE[10] MANCH TYPE TX_PREF4 Bit 1	MODE [1.0] SYNC_MAN_EN SYNC_MAN_EN PKT_TYPE MODE [1.0] CRC_EN CRC_EN K_TYPE[1.0] Bit 0	Baseband Bank Function
0.43 0.43 0.43 0.43 0.43 0.43 0.43 0.43	80%	CUS, PRT2 CUS, PRT3 CUS, P	RESV RESV RESV FEC_TYPE CRC_BIT_ORDER RESV FIFO_AUTO_RES_EN Bit 7 USER 0 Bit 7 RESV	FEC. EN WHITEN_SEED[8] RESV Bit 6 does not need Bit 6 RESV	SWIC TOL [2:0]           PRILOAD LENG [10:8]           NODE FREE EN           ORC BYTE SWAP           WHITEN SEED TYPE           RESV           Bit 5           to understand the           Bit 5           STNLIN_IN	TX PREAM PREAM PREAM SYNC VA SYNC VA S	See (7.0)	PREAM LENG UNIT      SYNC 522 [20]      NOOF LENG POS SEL      K 522 [10]      CKC TY      K 522 [10]      Bit 2      Bit 2      CKP MOC	DATA_N           PAYLOAD_BIT ORDER           NODE DET           MANCH TYPE           TX_PREFC           Bit 1           Bit 1           E \$75(30)	MODE [1:0]           STINC, MAN, EN           STINC, MAN, EN           PKT, TYPE           MODE [1:0]           ORC, EN           MANOL EN           X, TYPE[1:0]           Bit 0           PDK           Bit 0	Baseband Bank Function TX Bank
0.24A 0.43B 0.43B 0.43D 0.43D 0.43D 0.43D 0.43D 0.43D 0.43D 0.43D 0.44D 0.45D 0.44D 0.45D	80%	CUS, PRT2 CUS, PRT3 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT7 CUS, PRT7 CUS, PRT7 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT13 CUS, PRT13 CUS, PRT13 CUS, PRT13 CUS, PRT13 CUS, PRT13 CUS, PRT13 CUS, PRT23 CUS, PRT	RESV RESV FEC_TYPE CRC BIT ORDER RESV FIFO AUTO RES EN Bit 7 USER O Bit 7	FEC. EN         WHETEN. SEED(B)         RESV         Bit 6         Bit 6         RESV	SWIC TO. [2:0]           PWILDAD LENG [10:8]           NODE FREE EN           CRC BYTE SWAP           WHITEN SEED TYPE           RESV           Bit 5           to understand the           Bit 5           LOOMIG EN	TX PREAM PREAM PREAM SYNC VA SYNC VA S	xer (ra)	PREAM_LENG_UNIT           SWIC_SEE [20]           SWIC_SEE [20]           NOOE_LENG_POS_SEL           MODE_LENG_POS_SEL           WHITEN_EN           Bit 2           Bit 2           GRIP_MOC           RESY	DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           MANCH_TYPE           MANCH_TYPE           Bit 1           Bit 1           Bit 1           E_STA[30]           RESV	ACCE [1:0]  STINC, MAN, EN  FINT, TYPE  MODE [1:0]  CRC, EN  CRC, EN  MANCH EN  X, TYPE[1:0]  Bit 0  PDDK  Bit 0  RESV	Baseband Bank Function TX Bank Function
0.230 0.238 0.238 0.239 0.239 0.239 0.249 0.249 0.249 0.249 0.440 0.442 0.443 0.442 0.443 0.442 0.443 0.442 0.443 0.442 0.443 0.445 0.443 0.445 0.455 0.455 0.455 0.455 0.455 0.456000.456000.456000.4	80%	CUS, PRT3           CUS, PRT3 <td< td=""><td>RESV RESV RESV RESV FEC_TYPE CRC_BIT_ORDER RISV BIT_7 RESV RESV RESV RESV RESV RESV RESV RESV</td><td>FEC EN WHITEN SEED(B) RESV Bit 6 does not need Bit 6 RESV RESV RESV RESV RESV RESV RESV RESV</td><td>SWIC TO. [2:0]           PRICAD LENG [2:0]           PRICAD LENG [2:0]           NODE FREE EN           CRC BYTE SWAP           WHITEN SEED TYPE           RESV           Bit 5           ESTN, IN, EN           LOCKING EN           LOCKING EN</td><td>TX PREAM PREAM PREAM SYNC VA SYNC VA S</td><td>xer (ra)     xer (ra)</td><td>PREAM_LENG_UNIT           SWIC 502 [20]           SWIC 502 [20]           Image: State of the state</td><td>DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           MANCH_TYPE           MANCH_TYPE           Bit 1           Bit 1           Bit 1           E_STA[30]           RESV</td><td>MODE [1:0]           STINC, MAN, EN           STINC, MAN, EN           PKT, TYPE           MODE [1:0]           ORC, EN           MANOL EN           X, TYPE[1:0]           Bit 0           PDK           Bit 0</td><td>Baseband Bank Function TX Bank</td></td<>	RESV RESV RESV RESV FEC_TYPE CRC_BIT_ORDER RISV BIT_7 RESV RESV RESV RESV RESV RESV RESV RESV	FEC EN WHITEN SEED(B) RESV Bit 6 does not need Bit 6 RESV RESV RESV RESV RESV RESV RESV RESV	SWIC TO. [2:0]           PRICAD LENG [2:0]           PRICAD LENG [2:0]           NODE FREE EN           CRC BYTE SWAP           WHITEN SEED TYPE           RESV           Bit 5           ESTN, IN, EN           LOCKING EN           LOCKING EN	TX PREAM PREAM PREAM SYNC VA SYNC VA S	xer (ra)	PREAM_LENG_UNIT           SWIC 502 [20]           SWIC 502 [20]           Image: State of the state	DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           MANCH_TYPE           MANCH_TYPE           Bit 1           Bit 1           Bit 1           E_STA[30]           RESV	MODE [1:0]           STINC, MAN, EN           STINC, MAN, EN           PKT, TYPE           MODE [1:0]           ORC, EN           MANOL EN           X, TYPE[1:0]           Bit 0           PDK           Bit 0	Baseband Bank Function TX Bank
0.33 0.38 0.38 0.36 0.38 0.37 0.37 0.37 0.37 0.40 0.41 0.42 0.42 0.42 0.42 0.42 0.42 0.42 0.42	80%	CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT9 CUS, PRT9 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT13 CUS, PRT23 CUS, PRT	RESV RESV RESV FEC.TYPE CRC.BIT ORDER RESV BIT 7 BIT 7 USER O BIT 7 BIT 7 RESV RESV RESV RESV RESV RESV RESV RESV	FEC EN WHITTEN SEED(B) RESV Bit 6 Bit 6 Bit 6 Bit 6 RESV RESV RESV RESV RESV RESV RESV RESV	SYNC TO. [2:0]           PARLOAD LENG [10:8]           NODE FREE EN           CRC_BYTE SWAP           RESV           Bit 5           Bit 5           IDDINE EN           IDDINE EN           IDDINE CONSTRUCT           Bit 5           IDDINE EN           IDDINE EN           IDDINE EN	TI, PREAM PREAM PREAM SYNC, VA SYNC, VA	set 7:0     s	PREAM_LENG_UNIT     SINC_SOZ [20]     SINC_SOZ [20]     SINC_SOZ [20]     INCOULTENG POS_SOL     KESSE[10]     UNITENLEN     Bit 2     Bit 2     CHIP_MOC     RESV     RESV     RESV     RESV     RESV     RESV	DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           NODE_DET           NODE_DET           MANCH_TYPE           I           TX_PREFL           Dit 1           Bit 1           E_STA[3:0]           RESV           I           CRC_DX_EN           ORC_DX_EN	ACCOF [1:0]           STINC, MAN, EN           STINC, MAN, EN           PRT, TYPE           MODE [1:0]           CRC_EN           MANOL EN           K_TYPE[1:0]           Bit 0           PDDK           Bit 0           SEL[1:0]	Baseband Bank Function TX Bank Function
0.23 0.23 0.23 0.23 0.23 0.23 0.23 0.25 0.25 0.25 0.46 0.46 0.46 0.46 0.46 0.46 0.46 0.46	80% 80% 80% 80% 80% 80% 80% 80% 80% 80%	CUS, PRT2           CUS, PRT3           CUS, PRT3 <td< td=""><td>RESV RESV RESV RESV RESV RESV RESV RESV</td><td>FEC EN           WHITEN SEED[8]           RESV           Bit 6           Bit 6           RESV           RESV</td><td>SWIC TOL [2:0]           PRILOAD_LENG [10:8]           NODE_FREE_EN           ORC_BYTE_SWAP           WHITEN SEED TYPE           RESV           Bit 5           STN_IN_EN           LOCKIES IN           UDGING_EN           UDGING_EN           PROJOAD_LENG [0:8]</td><td>TX PREAM PREAM PREAM SYNC VA SYNC V</td><td>Set [7:0]     Set [7:0]</td><td>PREAM_LENG_UNIT           SWIC SZE [20]           SWIC SZE [20]           Image: SZE [20]           <td< td=""><td>DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           NODE_DET           MANCH_TYPE           TX_PREFC           Bit 1           estA(3:0)           RESV           CRC.OK.EN</td><td>MODE [1:0]           STINC, MAN, EN           STINC, MAN, EN           PRT, TYPE           MODE [1:0]           ORC, EN           MANCH, EN           X, TYPE[1:0]           Bit 0           PDK           Bit 0           SEL[1:0]</td><td>Baseband Bank Function TX Bank Function Control Bank 1</td></td<></td></td<>	RESV RESV RESV RESV RESV RESV RESV RESV	FEC EN           WHITEN SEED[8]           RESV           Bit 6           Bit 6           RESV           RESV	SWIC TOL [2:0]           PRILOAD_LENG [10:8]           NODE_FREE_EN           ORC_BYTE_SWAP           WHITEN SEED TYPE           RESV           Bit 5           STN_IN_EN           LOCKIES IN           UDGING_EN           UDGING_EN           PROJOAD_LENG [0:8]	TX PREAM PREAM PREAM SYNC VA SYNC V	Set [7:0]	PREAM_LENG_UNIT           SWIC SZE [20]           SWIC SZE [20]           Image: SZE [20] <td< td=""><td>DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           NODE_DET           MANCH_TYPE           TX_PREFC           Bit 1           estA(3:0)           RESV           CRC.OK.EN</td><td>MODE [1:0]           STINC, MAN, EN           STINC, MAN, EN           PRT, TYPE           MODE [1:0]           ORC, EN           MANCH, EN           X, TYPE[1:0]           Bit 0           PDK           Bit 0           SEL[1:0]</td><td>Baseband Bank Function TX Bank Function Control Bank 1</td></td<>	DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           NODE_DET           MANCH_TYPE           TX_PREFC           Bit 1           estA(3:0)           RESV           CRC.OK.EN	MODE [1:0]           STINC, MAN, EN           STINC, MAN, EN           PRT, TYPE           MODE [1:0]           ORC, EN           MANCH, EN           X, TYPE[1:0]           Bit 0           PDK           Bit 0           SEL[1:0]	Baseband Bank Function TX Bank Function Control Bank 1
0.23 0.23 0.23 0.23 0.23 0.23 0.23 0.23		CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, P	RESV RESV RESV FEC. TYPE CRC. BIT. ORDER BESV BESV BIT 7 BIT 7 BIT 7 BIT 7 BIT 7 BIT 7 BIT 7 BIT 7 BIT 7 RESV RESV RESV RESV RESV RESV RESV RESV	FEC EN WHITTEN SEED(B) RESV Bit 6 Bit 6 Bit 6 Bit 6 Bit 6 RESV RESV RESV RESV RESV RESV RESV RESV	SYNC TOL [2:0]           PARLOAD LENG [10:8]           NODE FREE EN           CRC BYTE SWAP           WHITEN SEED TYPE           Bit 5           Bit 5           KOUNGE EN           LICOURGE EN           Bit 5           Bit 5	TX PREAM PREAM PREAM SYNC VA SYNC VA S	Set 7:0     S	PREAM_LENG_UNIT           SINC_SOZ [20]           SINC_SOZ [20]           NODE LENG POS SEL           KE SOZ [10]           WHITEN EN           Bit 2           Bit 2           CHIP_MOC           RESV           Bit 2           CHIP_MOC           RESV           Bit 2           DI RESV           Bit 2           Bit 2           CHIP_MOC           RESV           Bit 2           DI RESV           RESV           Bit 2           Bit 2           Bit 2           RESV           RESV           RESV           RESV           Bit 2           NOC (CK, N)           NOC (CK, N)           NOC (CK, N)           Bit 2           NOC (CK (CK (CK))           NOC (CK (CK))           RESO	DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           NODE_DET           NODE_DET           PF[1:0]           MANCH_TYPE           Bit 1           Bit 1           Bit 1           GPI01           RESV           CRC_OK_EN           NROD_CR           Bit 1           CRC_OK_EN           S_TMO_CR           Bit 1           CRC_OK_EN           S_TMO_CR           Bit 1	ACCOF [1:0]           STINC, MAN, EN           STINC, MAN, EN           PRT, TYPE           MODE [1:0]           CRC_EN           MANOL EN           K_TYPE[1:0]           Bit 0           PDDK           SFIETO RD WR.SLI           RESV           SEL[1:0]           PPT DONE EN           RT TYPE CONE EN           PFT DONE EN	Baseband Bank Function TX Bank Function
0:AA 0:A3 0:33 0:35 0:35 0:45 0:45 0:45 0:44 0:44 0:44 0:44 0:4	80%	CUS, PRT2 CUS, PRT3 CUS, P	RESV RESV RESV RESV RESV RESV RESV RESV	FEC EN WHITEN SEED(8) Bit 6 Bit 6 does not need Bit 6 RESV RESV RESV RESV RESV RESV RESV RESV	SWIC TOL [2:0]           PRILOAD_LENG [10:8]           NODE_FREE_EN           ORC_BYTE_SWAP           WHITEN SEED TYPE           RESV           Bit 5           STNL NL EN LOCKIG_EN           UORGEN           HT_POLAR           TX_DIN_RV           TX_DIN_RV           NELD_TAD_FLO           NELD_TAD_FLO           Bit 5           BIS           NT_POLAR           NELED_TAD_FLO           NELED_TAD_FLO           Bit 5           BIO_CR	TX PREAM PREAM PREAM SYNC VA SYNC VA S	See [7:0]	PREAM_LENG_UNIT           SWIC SZE [20]           SWIC SZE [20]           Image: SZE [20] <td< td=""><td>DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           NODE_DET           NODE_DET           PF[10]           MANCH_TYPE           TX_PREFL           Bit 1           esta[30]           RESV           CRC OK_EN           IND MERGE_EN           STMO GLA           Bit 1           CRC OK_EN           IND GLA</td><td>ACOR [1:0]           STINC, MAN, EN           STINC, MAN, EN           PRT, TYPE           MODE [1:0]           ORC, EN           MANCH EN           X, TYPE[1:0]           Bit 0           PDK           Bit 0           SKU[1:0]           PPT DONE, EN           SKU[1:0]</td><td>Baseband Bank Function TX Bank Function Control Bank 1</td></td<>	DATA_N           PAYLOAD_BIT_ORDER           NODE_DET           NODE_DET           NODE_DET           PF[10]           MANCH_TYPE           TX_PREFL           Bit 1           esta[30]           RESV           CRC OK_EN           IND MERGE_EN           STMO GLA           Bit 1           CRC OK_EN           IND GLA	ACOR [1:0]           STINC, MAN, EN           STINC, MAN, EN           PRT, TYPE           MODE [1:0]           ORC, EN           MANCH EN           X, TYPE[1:0]           Bit 0           PDK           Bit 0           SKU[1:0]           PPT DONE, EN           SKU[1:0]	Baseband Bank Function TX Bank Function Control Bank 1



From the above table, it can be seen that the address range is from 0x00 to 0x71, which can be divided into 3 main banks for better understanding. They are: Configuration bank (including 6 sub-banks), Control Bank1, and Control Bank 2. For the 3 banks the address is continuous. They are all accessed via the SPI bus. They have different functionalities and design purposes, which are shown in the below table:

#### Table 20. Description of Register Banks

Address	Bank I	Name	Bank Name in the RFPDKExport File	Functionality
0x00-0x0B		CMT Bank	CMT Bank	Users do not change them.
0x0C-0x17	<ul> <li>Configuration Bank</li> <li>(RFPDKexportthe register values)</li> </ul>	System Bank	System Bank	Mainly relates to low power mode.
0x18-0x1F		Frequency Bank	Frequency Bank	To setup the TX and RX frequencies.
0x20-0x37		PDKexportthe         Data Rate Bank         Data Rate Bank         To setup		To setup data rate, deviation, bandwidths and other related parameters.
0x38-0x54		Baseband Bank	Baseband Bank	To setup packet format and some FIFO features.
0x55-0x5F		TX Bank	TX Bank	To setup TX deviation and power.
0x60-0x6A	Control Bank 1 application, not gene	(Set by MCU in erated by RFPDK)		To setup chip working state, frequency hopping, GPIOs and interrupts control.
0x6B-0x71	Control Bank 1 application, not gene	(Set by MCU in erated by RFPDK)		To read interrupt flags and RSSI value, control the FIFO.

To simplify the operation, users should firstly setup all the desired parameters on the RFPDK, export the register contents to the HEX file, and use it to initialize the HC222. For the CMT Bank, Frequency Bank, Data Rate Bank, and the TX Bank, users do not need to study the details of the registers. Instead, these register configurations totally rely on the RFPDK. For System Bank and Baseband Bank, users must study the details in order to play with them in different applications. Meanwhile, for Control Bank 1 and 2, users must also understand the meaning of each register.

provides a series Application Notes (AN) for the users to studyhow to play with the chip, how to configure the parameters on RFPDK, how to use each register, and other notable application skills. Users can start their learning from reading "AN142 HC222W Quick Start Guide", which provides step-by-step guidance and leads the users to read other documents.



DATASHEET

**HC222** 

## 9 Module Package Outline Drawing

Unit: mm







DATASHEET

**HC222** 

## **10 Recommended PCB Land Pattern**

Unit: mm



## 11 Tray packaging



Figure 29 Package Outline Drawing

Note:

tray packaging, 60pcs/tray.



DATASHEET

**HC222** 

## **12 Ordering Information:**



## **13 Module Revisions:**

Table 21 Revision History

Revisions	Date	Updated History
Rev1.0	Nov 2017	The first final release



#### 14 Contact us:

LJ ELECTRONICS TECHNOLOGY LIMITED Address: The 2nd Floor (west side),JieAn Industrial Park, The 1st Industrial Road, TuTang Village,ChangPing Town,DongGuan City, GuangDong, China TEL: 0769-81096302 0769-81096303 FAX: 0769-81096306 E-mail: sales@ljelect.com Http://www. ljelect.com

All Rights Reserved. LJelect reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. The information contained within is believed to be accurate and reliable. However, LJelect does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein.